MC68360VR25VL Freescale Semiconductor, MC68360VR25VL Datasheet - Page 680

IC MPU QUICC 25MHZ 357-PBGA

MC68360VR25VL

Manufacturer Part Number
MC68360VR25VL
Description
IC MPU QUICC 25MHZ 357-PBGA
Manufacturer
Freescale Semiconductor

Specifications of MC68360VR25VL

Processor Type
M683xx 32-Bit
Speed
25MHz
Voltage
3.3V
Mounting Type
Surface Mount
Package / Case
357-PBGA
Family Name
M68000
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
25MHz
Instruction Set Architecture
RISC
Operating Supply Voltage (max)
3.3V
Operating Supply Voltage (min)
2.7V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
357
Package Type
BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68360VR25VL
Manufacturer:
Exar
Quantity:
160
Part Number:
MC68360VR25VL
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MC68360VR25VL
Quantity:
310
Part Number:
MC68360VR25VLR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Parallel I/O Ports
CHR—Character Received
RX—Rx Buffer
7.13.9 Port B Registers
The PIP is associated with parallel I/O port B. The basic operation of the port is shown in
Figure 7-96. The registers are described in the port B description; however, the registers as
they relate to the PIP are mentioned in the following paragraphs.
7.13.9.1 PORT B ASSIGNMENT REGISTERS (PBPAR). The PBPAR is an 18-bit, mem-
ory-mapped, read-write register. To use port B pins as PIP pins, the corresponding PBPAR
bits MUST BE CLEARED, and the MODH and MODL bits in the PIP configuration register
may be configured as desired.
7.13.9.2 DATA DIRECTION REGISTER (PBDIR). The PBDIR is an 18-bit, memory-
mapped, read-write register. The description of PBDIR in 7.14.7 Port B Registers is also
valid for the PIP.
7.13.9.3 DATA REGISTER (PBDAT). PBDAT functions as the PIP data register when the
PIP is operational. This register is used to receive/transmit PIP data when the PIP is under
host software control. The description of PBDAT in 7.14.7 Port B Registers is also valid for
the PIP.
7.13.9.4 OPEN-DRAIN REGISTER (PBODR). The description of PBODR in 7.14.7 Port B
Registers is also valid for the PIP.
7.14 PARALLEL I/O PORTS
The CPM supports three general-purpose I/O ports: A, B, and C.
7-356
A character was received from the Centronics channel and was written to the receive buff-
er.
A buffer has been received on the Centronics channel.
READ FROM IMB
WRITE FROM IMB
Figure 7-96. Port B General-Purpose I/O
Freescale Semiconductor, Inc.
For More Information On This Product,
MC68360 USER’S MANUAL
BUFFER
LATCH
Go to: www.freescale.com
DIR = OUTPUT
I/O
PIN

Related parts for MC68360VR25VL