R5F21238DFP#U0 Renesas Electronics America, R5F21238DFP#U0 Datasheet - Page 545

• Manufacturer Part Number: R5F21238DFP#U0
• Description: IC R8C/23 MCU FLASH 48-LQFP
• Manufacturer: Renesas Electronics America
• Series: R8C/2x/23r

Specifications of R5F21238DFP#U0

• Core Size: 16/32-Bit
• Program Memory Size: 64KB (64K x 8)
• Peripherals: POR, Voltage Detect, WDT
• Core Processor: R8C
• Speed: 20MHz
• Connectivity: CAN, I²C, LIN, SIO, SSU, UART/USART
• Number Of I /o: 41
• Program Memory Type: FLASH
• Ram Size: 3K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 12x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 48-LQFP
• No. Of I/o's: 41
• Ram Memory Size: 3KB
• Cpu Speed: 20MHz
• No. Of Timers: 4
• Digital Ic Case Style: LQFP
• Embedded Interface Type: CAN, I2C, UART
• Rohs Compliant: Yes
• Cpu Family: R8C
• Device Core Size: 16b
• Frequency (max): 20MHz
• Interface Type: I2C/UART
• Total Internal Ram Size: 3KB
• # I/os (max): 41
• Number Of Timers - General Purpose: 5
• Operating Supply Voltage (typ): 3.3/5V
• Operating Supply Voltage (max): 5.5V
• Operating Supply Voltage (min): 3V
• On-chip Adc: 12-chx10-bit
• Instruction Set Architecture: CISC
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 48
• Package Type: LQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: RCDK8C - KIT DEV EVAL FOR CAN R8C/23R0K521237S000BE - KIT DEV RSK R8C/23R0E521237CPE00 - EMULATOR COMPACT R8C/20/21/22/23
• Eeprom Size: -
• Lead Free Status / Rohs Status: Compliant

Rev.
1.10
REVISION HISTORY
Oct 31, 2007
Date
Page
110
116
120
121
124
135
146
147
150
153
157
162
31
32
33
38
59
60
63
64
73
76
77
80
81
84
85
87
89
91
94
95
98
5.1.1 (2) and 5.1.2 (4) revised.
Figure 5.5 and Figure 5.6 revised.
5.2 and Figure 5.7 revised.
Figure 6.4; VCA2 register NOTE5 revised.
Table 7.17 revised.
Table 7.19 revised.
Table 7.29 and Table 7.30 revised.
Table 7.33 revised.
Figure 10.2; NOTE4 revised.
Figure 10.5; FRA0 register NOTE2 revised and FRA1 register NOTE2 added.
Figure 10.7; VCA2 register NOTE5 revised.
10.2.2 revised, D version added.
10.3.2 revised.
10.4.1.3 revised.
Table 10.3; Watchdog Timer Interrupt deleted.
10.4.2.5 and Figure 10.11 revised.
Figure 10.12; Remarks revised.
10.5.1; the second line from the bottom revised.
10.6.1; Program example and 10.6.2 revised.
Figure 11.1;
After Reset of PRCR register: “00XXX000b” → “00h”
12.1.3.1 revised.
12.2.1 revised.
Table 12.6 revised and NOTE2 added.
12.7.3 revised and Watchdog Timer Interrupt deleted.
Figure 12.21; NOTE2 revised.
Figure 13.2;
• OFS register NOTE1 revised.
• After Reset of WDC register: “000xxxxxb” → “00X11111b”
Figure 14.6 Comment;
“0 (During count)” → “1 (During count)”
14.1.6 revised.
14.2; the second line from the top revised.
Figure 14.16;
TRBSC register NOTE3: “TRBPRE” → “TRBSC”
TRBPR register NOTE2: “TRBPRE” → “TRBPR”
Figure 14.18 Comment;
“0 (During count)” → “1 (During count)”
Table 14.9; NOTE2 added.
Table 14.10; NOTE2 added.
R8C/22 Group, R8C/23 Group Hardware Manual
C - 22
Description
Summary