R5F21238DFP#U0 Renesas Electronics America, R5F21238DFP#U0 Datasheet - Page 531

• Manufacturer Part Number: R5F21238DFP#U0
• Description: IC R8C/23 MCU FLASH 48-LQFP
• Manufacturer: Renesas Electronics America
• Series: R8C/2x/23r

Specifications of R5F21238DFP#U0

• Core Size: 16/32-Bit
• Program Memory Size: 64KB (64K x 8)
• Peripherals: POR, Voltage Detect, WDT
• Core Processor: R8C
• Speed: 20MHz
• Connectivity: CAN, I²C, LIN, SIO, SSU, UART/USART
• Number Of I /o: 41
• Program Memory Type: FLASH
• Ram Size: 3K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 12x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 48-LQFP
• No. Of I/o's: 41
• Ram Memory Size: 3KB
• Cpu Speed: 20MHz
• No. Of Timers: 4
• Digital Ic Case Style: LQFP
• Embedded Interface Type: CAN, I2C, UART
• Rohs Compliant: Yes
• Cpu Family: R8C
• Device Core Size: 16b
• Frequency (max): 20MHz
• Interface Type: I2C/UART
• Total Internal Ram Size: 3KB
• # I/os (max): 41
• Number Of Timers - General Purpose: 5
• Operating Supply Voltage (typ): 3.3/5V
• Operating Supply Voltage (max): 5.5V
• Operating Supply Voltage (min): 3V
• On-chip Adc: 12-chx10-bit
• Instruction Set Architecture: CISC
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 48
• Package Type: LQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: RCDK8C - KIT DEV EVAL FOR CAN R8C/23R0K521237S000BE - KIT DEV RSK R8C/23R0E521237CPE00 - EMULATOR COMPACT R8C/20/21/22/23
• Eeprom Size: -
• Lead Free Status / Rohs Status: Compliant

Rev.
0.20
REVISION HISTORY
Jun 28, 2006
Date
Page
255
264
276
284
285
286
254
258
259
263
271
288
289
290
294
297
298
299
305
Table 14.34 TRDGRji Register Functions in PWM3 Mode revised.
On the 4th line from the bottom;
Figure 14.109 Operating Example of PWM3 Mode revised.
14.3.12 Notes on Timer RD;
14.3.12.1 TRDSTR Register (i = 0 or 1) added.
14.3.12.6 Reset Synchronous PWM Mode revised.
14.3.12.7 Complementary PWM Mode revised.
14.3.13.7 PWM3 mode deleted.
14.3.12.8 Count Source fOCO40M added.
14.4 Timer RE, on the 3rd line;
14.4.2 Notes on Timer RE;
Figure 15.5 Registers UiC0 and UiC1 (i = 0 or 1);
Table 15.5 Registers Used and Settings for UART Mode revised.
Table 15.6 I/O Pin Functions in UART Mode revised.
Figure 15.10 Transmit Timing in UART Mode revised.
Figure 15.11 Receive Timing Example in UART Mode revised.
15.3 Notes on Serial Interface;
16. Clock Synchronous Serial Interface, on the 3rd line;
16.2 Clock Synchronous Serial I/O with Chip Select (SSU);
Table 16.2 Clock Synchronous Serial I/O with Chip Select Specifications;
Figure 16.4 SSMR Register revised.
Figure 16.7 SSMR2 Register revised.
Figure 16.8 Registers SSTDR and SSRDR;
16.2.1 Transfer Clock;
16.2.5.2 Data Transmission;
16.2.5.2 Data Transmission, on the 4th line from the bottom;
R8C/22 Group, R8C/23 Group Hardware Manual
“Registers TRDGRC0, ~ (buffer register).” added.
“14.3.13 Precautions on Timer RD” → “14.3.12 Notes on Timer RD”
revised.
“The count source ~ timer operations.” added.
“14.4.2 Precautions on Timer RE” → “14.4.2 Notes on Timer RE” revised.
The UiC0 register (i=0 or 1) revised.
“15.3 Precautions on Serial Interface” → “15.3 Notes on Serial Interface”
revised.
“(SSU)” added.
“(SSU)” added.
NOTE2 deleted.
NOTE in the SSTDR register revised.
“φ” → “f1” revised.
“16.2.5.2 Data Transmit” → “16.2.5.2 Data Transmission” revised.
“When setting the ~ transmit is enabled.” deleted.
C - 8
Description
Summary