R5F21238DFP#U0 Renesas Electronics America, R5F21238DFP#U0 Datasheet - Page 350

• Manufacturer Part Number: R5F21238DFP#U0
• Description: IC R8C/23 MCU FLASH 48-LQFP
• Manufacturer: Renesas Electronics America
• Series: R8C/2x/23r

Specifications of R5F21238DFP#U0

• Core Size: 16/32-Bit
• Program Memory Size: 64KB (64K x 8)
• Peripherals: POR, Voltage Detect, WDT
• Core Processor: R8C
• Speed: 20MHz
• Connectivity: CAN, I²C, LIN, SIO, SSU, UART/USART
• Number Of I /o: 41
• Program Memory Type: FLASH
• Ram Size: 3K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 12x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 48-LQFP
• No. Of I/o's: 41
• Ram Memory Size: 3KB
• Cpu Speed: 20MHz
• No. Of Timers: 4
• Digital Ic Case Style: LQFP
• Embedded Interface Type: CAN, I2C, UART
• Rohs Compliant: Yes
• Cpu Family: R8C
• Device Core Size: 16b
• Frequency (max): 20MHz
• Interface Type: I2C/UART
• Total Internal Ram Size: 3KB
• # I/os (max): 41
• Number Of Timers - General Purpose: 5
• Operating Supply Voltage (typ): 3.3/5V
• Operating Supply Voltage (max): 5.5V
• Operating Supply Voltage (min): 3V
• On-chip Adc: 12-chx10-bit
• Instruction Set Architecture: CISC
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 48
• Package Type: LQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: RCDK8C - KIT DEV EVAL FOR CAN R8C/23R0K521237S000BE - KIT DEV RSK R8C/23R0E521237CPE00 - EMULATOR COMPACT R8C/20/21/22/23
• Eeprom Size: -
• Lead Free Status / Rohs Status: Compliant

R8C/22 Group, R8C/23 Group
Rev.2.00 Aug 20, 2008
REJ09B0251-0200
Figure 16.27
IIC Bus Interrupt Enable Register
b7 b6 b5 b4
NOTES:
1.
2.
An overrun error interrupt request is generated w hen the clock synchronous format is used.
Set the STIE bit to 1 (enable stop condition detection interrupt request) w hen the STOP bit in the ICSR register is set
to 0.
b3 b2 b1
ICIER Register
b0
Bit Symbol
ACKBR
Symbol
ACKBT
NAKIE
ACKE
Page 328 of 501
ICIER
STIE
TEIE
RIE
TIE
Transmit acknow ledge
select bit
Receive acknow ledge bit
Acknow ledge bit judgment
select bit
Stop condition detection
interrupt enable bit
NACK receive interrupt
enable bit
Receive interrupt enable
bit
Transmit end interrupt
enable bit
Transmit interrupt enable
bit
Address
Bit Name
00BBh
0 : 0 is transmitted as acknow ledge bit in receive
1 : 1 is transmitted as acknow ledge bit in receive
0 : Acknow ledge bit w hich is received from
1 : Acknow ledge bit w hich is received from
0 : Value of receive acknow ledge bit is ignored
1 : When receive acknow ledge bit is set to 1,
0 : Disables stop condition detection interrupt
1 : Enables stop condition detection interrupt
0 : Disables NACK receive interrupt request and
1 : Enables NACK receive interrupt request and
0 : Disables receive data full and overrun
1 : Enables receive data full and overrun
0 : Disables transmit end interrupt request
1 : Enables transmit end interrupt request
0 : Disables transmit data empty interrupt request
1 : Enables transmit data empty interrupt request
mode
receive device in transmit mode is set to 0
receive device in transmit mode is set to 1
and continuous transfer is performed
continuous transfer is halted
request
request
arbitration lost / overrun error interrupt request
arbitration lost / overrun error interrupt request
error interrupt request
error interrupt request
mode
(2)
16. Clock Synchronous Serial Interface
After Reset
Function
00h
(1)
(1)
RW
RW
RW
RW
RW
RW
RW
RW
RO