MPC8313ECZQADDC Freescale Semiconductor, MPC8313ECZQADDC Datasheet - Page 898

Manufacturer Part Number

MPC8313ECZQADDC

Microprocessors - MPU 8313 REV2.2 PB ENC EXT

Manufacturer

Freescale Semiconductor

Processor Series

Data Bus Width

Maximum Clock Frequency

Program Memory Size

Data Ram Size

Interface Type

Mounting Style

Package / Case

Number Of Programmable I/os

Number Of Timers

Enhanced Three-Speed Ethernet Controllers

The sample point coincides with the cycle after the SFD (Start of Frame Delimiter) detection by the MAC.

For received frames, this will be at least 4 bit times (MII) or 8 bit times (GMII) after the message

timestamp point specified in [1588]. For transmission, the eTSEC sample point precedes the sample point

specified in [1588] by at least 4-bit times (MII) or 8-bit times (GMII). For a particular mode, the eTSEC

sample point is a consistent number of bit times relative to the SFD detection. Thus, the offset from the

[1558] specified sample point can be accounted for in the PTP software implementation.

PTP packets are typically embedded within a UDP payload with special IP source and destination address

and special source and destination ports numbers. Special fields of interest of a PTP packet are listed in

(Offset from

PTP Packet Parsing

MPC8313E PowerQUICC™ II Pro Integrated Processor Family Reference Manual, Rev. 2

Length/Packet

Time to live

Source IP Address

IANA defines 4 multicast

address for the PTP packet

Figure 15-140. Ethernet Sampling Points for 1588

Table 15-160. PTP Payload Special Fields

Message Timestamp

Start of Frame

RBIFX- choose

SIA-RQPFR[PI

extraction byte

an arbitrary

Start of Frame

Freescale Semiconductor