MPC8313ECZQADDC Freescale Semiconductor, MPC8313ECZQADDC Datasheet - Page 348
MPC8313ECZQADDC
Manufacturer Part Number
MPC8313ECZQADDC
Description
Microprocessors - MPU 8313 REV2.2 PB ENC EXT
Manufacturer
Freescale Semiconductor
Datasheet
1.MPC8313CZQADDC.pdf
(1214 pages)
Specifications of MPC8313ECZQADDC
Processor Series
MPC8313E
Core
e300
Data Bus Width
16 bit
Maximum Clock Frequency
133 MHz
Program Memory Size
16 KB
Data Ram Size
16 KB
Interface Type
I2C
Mounting Style
SMD/SMT
Package / Case
PBGA
Number Of Programmable I/os
32
Number Of Timers
4
- Current page: 348 of 1214
- Download datasheet (8Mb)
e300 Processor Core Overview
Parity is now integrated into both instruction and data cache memory. A machine check interrupt is now
taken upon the detection of an instruction or data cache parity error. Parity is checked whenever valid data
is returned from the instruction or data cache for a cache hit or whenever valid data is read out of the cache
for a castout or snoop-push operation.
7.3.3.3
The e300 core implements instruction and data cache way-locking, which guarantees that certain memory
accesses will hit in the cache. This provides deterministic access times for those accesses.
7.3.4
This section describes the PowerPC interrupt model and the e300 core implementation specifically.
7.3.4.1
The PowerPC interrupt mechanism allows the core to change to supervisor state as a result of external
signals, errors, or unusual conditions arising in the execution of instructions. The conditions that can cause
interrupts are called exceptions. When interrupts occur, information about the state of the core is saved to
certain registers and the core begins execution at an address (interrupt vector) predetermined for each
interrupt type. Interrupts are processed in supervisor mode.
Some interrupts, such as program interrupts, can be triggered by a broad range of exception conditions.
Other interrupts, such as the decrementer interrupt, have only a single exception condition. Although
multiple exception conditions can map to a single interrupt vector, a more specific condition may be
determined by examining a register associated with the interrupt—for example, the DSISR and the
FPSCR. Additionally, some exception conditions can be explicitly enabled or disabled by software.
The PowerPC architecture requires that interrupts be handled in program order; therefore, although a
particular implementation may recognize exception conditions out of order, they are presented strictly in
order. When an instruction-caused interrupt is recognized, any unexecuted instructions that appear earlier
in the instruction stream, including any that have not yet entered the execute stage, are required to complete
before the interrupt is taken. Any interrupts caused by those instructions are handled first. Likewise,
asynchronous, precise interrupts are recognized when they occur, but are not handled until the instruction
currently in the completion stage successfully completes execution or generates an interrupt, and the
completed store queue is emptied.
Unless a catastrophic condition causes a system reset or machine check interrupt, only one interrupt is
handled at a time. If, for example, a single instruction encounters multiple interrupt conditions, those
conditions are handled sequentially. After the interrupt handler completes, the instruction execution
continues until the next interrupt condition is encountered. However, in many cases there is no attempt to
re-execute the instruction. This method of recognizing and handling interrupts sequentially guarantees that
interrupts are recoverable.
To prevent the program state from being lost due to a system reset, a machine check interrupt, or an
instruction-caused interrupt in the interrupt handler, interrupt handlers should save the information stored
in SRR0 and SRR1 early and before enabling external interrupts.
7-30
Interrupt Model
Instruction and Data Cache Way-Locking
PowerPC Interrupt Model
MPC8313E PowerQUICC™ II Pro Integrated Processor Family Reference Manual, Rev. 2
Freescale Semiconductor
Related parts for MPC8313ECZQADDC
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Mpc8313e Powerquicc Ii Pro Processor
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
BOARD PROCESSOR
Manufacturer:
Freescale Semiconductor
Datasheet:
Part Number:
Description:
BOARD CPU 8313E VER 2.1
Manufacturer:
Freescale Semiconductor
Datasheet:
Part Number:
Description:
BOARD CPU 8313E VER 2.2
Manufacturer:
Freescale Semiconductor
Datasheet:
Part Number:
Description:
Microprocessors - MPU 8313 REV2.2 PB W/ENC
Manufacturer:
Freescale Semiconductor
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet: