MPC8313ECZQADDC Freescale Semiconductor, MPC8313ECZQADDC Datasheet - Page 400
![no-image](/images/manufacturer_photos/0/2/262/freescale_semiconductor_sml.jpg)
MPC8313ECZQADDC
Manufacturer Part Number
MPC8313ECZQADDC
Description
Microprocessors - MPU 8313 REV2.2 PB ENC EXT
Manufacturer
Freescale Semiconductor
Datasheet
1.MPC8313CZQADDC.pdf
(1214 pages)
Specifications of MPC8313ECZQADDC
Processor Series
MPC8313E
Core
e300
Data Bus Width
16 bit
Maximum Clock Frequency
133 MHz
Program Memory Size
16 KB
Data Ram Size
16 KB
Interface Type
I2C
Mounting Style
SMD/SMT
Package / Case
PBGA
Number Of Programmable I/os
32
Number Of Timers
4
- Current page: 400 of 1214
- Download datasheet (8Mb)
DDR Memory Controller
9-6
MBA[2:0]
MA[14:0]
Signal
MCAS
MRAS
Table 9-3. Memory Interface Signals—Detailed Signal Descriptions (continued)
MPC8313E PowerQUICC™ II Pro Integrated Processor Family Reference Manual, Rev. 2
I/O
O
O
O
O
Address bus. Memory controller outputs for the address to the DRAM. MA[14:0] carry 15 of the address
bits for the DDR memory interface corresponding to the row and column address bits. MA0 is the lsb of
the address output from the memory controller.
Logical bank address. Outputs that drive the logical (or internal) bank address pins of the SDRAM. Each
SDRAM supports four or eight addressable logical sub-banks. Bit zero of the memory controller’s output
bank address must be connected to bit zero of the SDRAM’s input bank address. MBA0, the
least-significant bit of the three bank address signals, is asserted during the mode register set command
to specify the extended mode register.
Column address strobe. Active-low SDRAM address multiplexing signal. MCAS is asserted for read or
write transactions and for mode register set, refresh, and precharge commands.
Row address strobe. Active-low SDRAM address multiplexing signal. Asserted for activate commands.
In addition; used for mode register set commands and refresh commands.
Meaning
Meaning
Meaning
Meaning
Timing Assertion/Negation—The address is always driven when the memory controller is enabled.
Timing Assertion/Negation—Same timing as MA n
Timing Assertion/Negation—Assertion and negation timing is directed by the values described in
Timing Assertion/Negation—Assertion and negation timing is directed by the values described in
State
State
State
State
Asserted/Negated—Represents the address driven by the DDR memory controller. Contains
High impedance—When the memory controller is disabled
Asserted/Negated—Selects the DDR SDRAM logical (or internal) bank to be activated during
High impedance—Same timing as MA n
Asserted—Indicates that a valid SDRAM column address is on the address bus for read and
Negated—The column address is not guaranteed to be valid.
High impedance—MCAS is always driven unless the memory controller is disabled.
Asserted—Indicates that a valid SDRAM row address is on the address bus for read and
Negated—The row address is not guaranteed to be valid.
High impedance—MRAS is always driven unless the memory controller is disabled.
different portions of the address depending on the memory size and the DRAM
command being issued by the memory controller. See
complete description of the mapping of these signals.
It is valid when a transaction is driven to DRAM (when MCS n is active).
the row address phase and selects the SDRAM internal bank for the read or write
operation during the column address phase of the memory access.
Table 9-28
write transactions. See
for various other SDRAM commands.
Section 9.4.1.4, “DDR SDRAM Timing Configuration 0 (TIMING_CFG_0),”
Section 9.4.1.5, “DDR SDRAM Timing Configuration 1 (TIMING_CFG_1),”
Section 9.4.1.6, “DDR SDRAM Timing Configuration 2
Section 9.4.1.3, “DDR SDRAM Timing Configuration 3 (TIMING_CFG_3).”
write transactions. See
for various other SDRAM commands.
Section 9.4.1.4, “DDR SDRAM Timing Configuration 0 (TIMING_CFG_0),”
Section 9.4.1.5, “DDR SDRAM Timing Configuration 1 (TIMING_CFG_1),”
Section 9.4.1.6, “DDR SDRAM Timing Configuration 2
Section 9.4.1.3, “DDR SDRAM Timing Configuration 3 (TIMING_CFG_3).”
describes the mapping of these signals in all cases.
Table 9-30
Table 9-30
Description
for more information on the states required on MCAS
for more information on the states required on MRAS
Table 9-27
(TIMING_CFG_2),” and
(TIMING_CFG_2),” and
Freescale Semiconductor
and
Table 9-27
Table 9-28
and
for a
Related parts for MPC8313ECZQADDC
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![mpc8313e](/images/manufacturer_photos/0/2/263/freescale_semiconductor__inc_tmb.jpg)
Part Number:
Description:
Mpc8313e Powerquicc Ii Pro Processor
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
![MPC8313E-RDB](/photos/9/23/92379/mfg_mpc8313e-rdb_tmb.jpg)
Part Number:
Description:
BOARD PROCESSOR
Manufacturer:
Freescale Semiconductor
Datasheet:
![MPC8313E-RDBB](/photos/37/58/375875/mpc8313erdb_tmb.jpg)
Part Number:
Description:
BOARD CPU 8313E VER 2.1
Manufacturer:
Freescale Semiconductor
Datasheet:
![MPC8313E-RDBC](/images/manufacturer_photos/0/2/262/freescale_semiconductor_tmb.jpg)
Part Number:
Description:
BOARD CPU 8313E VER 2.2
Manufacturer:
Freescale Semiconductor
Datasheet:
![MPC8313EZQADDC](/images/manufacturer_photos/0/2/262/freescale_semiconductor_tmb.jpg)
Part Number:
Description:
Microprocessors - MPU 8313 REV2.2 PB W/ENC
Manufacturer:
Freescale Semiconductor
Datasheet:
![MC14560BCP](/images/manufacturer_photos/0/2/263/freescale_semiconductor__inc_tmb.jpg)
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
![MC12034AP](/images/manufacturer_photos/0/2/263/freescale_semiconductor__inc_tmb.jpg)
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
![MPIC2112P](/images/manufacturer_photos/0/2/263/freescale_semiconductor__inc_tmb.jpg)
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
![MC14520BCP](/images/manufacturer_photos/0/2/263/freescale_semiconductor__inc_tmb.jpg)
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
![MC12026AP](/images/manufacturer_photos/0/2/263/freescale_semiconductor__inc_tmb.jpg)
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
![MC145152P2](/images/manufacturer_photos/0/2/263/freescale_semiconductor__inc_tmb.jpg)
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
![MC68HC11A0P](/images/manufacturer_photos/0/2/263/freescale_semiconductor__inc_tmb.jpg)
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
![MCM6726DWJ10](/images/manufacturer_photos/0/2/263/freescale_semiconductor__inc_tmb.jpg)
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
![MC44355](/images/manufacturer_photos/0/2/263/freescale_semiconductor__inc_tmb.jpg)
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
![MC13282AP](/images/manufacturer_photos/0/2/263/freescale_semiconductor__inc_tmb.jpg)
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet: