mcf51jf128 Freescale Semiconductor, Inc, mcf51jf128 Datasheet - Page 307

• Manufacturer Part Number: mcf51jf128
• Description: Mcf51jf128 Reference Manual
• Manufacturer: Freescale Semiconductor, Inc

13.2.14 Clock Gate Control Register 2 (SIM_SCGC2)
Each bit in SCGC2 controls the clock gate to its respective module.
Address: SIM_SCGC2 is FFFF_80C0h base + 13h offset = FFFF_80D3h
Freescale Semiconductor, Inc.
UART1
UART0
SPI1
SPI0
Field
Reset
Field
Read
Write
I2S
3
2
1
0
7
Bit
I2S
0
1
SPI1 clock gate control
Controls the clock gate to the SPI1 module.
0
1
SPI0 clock gate control
Controls the clock gate to the SPI0 module.
0
1
UART1 clock gate control
Controls the clock gate to the UART1 module.
0
1
UART0 clock gate control
Controls the clock gate to the UART0 module.
0
1
I2S clock gate control
Controls the clock gate to the I2S module.
7
0
The clock to the module is disabled.
The clock to the module is enabled.
The clock to the module is disabled.
The clock to the module is enabled.
The clock to the module is disabled.
The clock to the module is enabled.
The clock to the module is disabled.
The clock to the module is enabled.
The clock to the module is disabled.
The clock to the module is enabled.
ANL
SIM_SCGC1 field descriptions (continued)
0
6
MCF51JF128 Reference Manual, Rev. 2, 03/2011
SIM_SCGC2 field descriptions
Table continues on the next page...
TSI
0
5
Preliminary
VREF
1
4
Description
Description
0
3
Chapter 13 System Integration Module (SIM)
0
0
2
ADC
0
1
DAC12B
0
0
307