HD64F7047FW40V Renesas Electronics America, HD64F7047FW40V Datasheet - Page 514

MCU 5V 256K I-TEMP,PB-FREE 100-Q

HD64F7047FW40V

Manufacturer Part Number
HD64F7047FW40V
Description
MCU 5V 256K I-TEMP,PB-FREE 100-Q
Manufacturer
Renesas Electronics America
Series
SuperH® SH7047r
Datasheet

Specifications of HD64F7047FW40V

Core Processor
SH-2
Core Size
32-Bit
Speed
40MHz
Connectivity
CAN, SCI
Peripherals
POR, PWM, WDT
Number Of I /o
53
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
12K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 16x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-QFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F7047FW40V
0
15.4.5
Follow the procedure below to perform mailbox reconfiguration.
• Ensure that no corresponding TXPR is set that changes the transmit box ID or changes the
• Change the receive box ID or change the receive box into the transmit box.
<Method 1> Using halt mode
<Method 2> Not using halt mode
Rev. 2.00, 09/04, page 472 of 720
transmit box into the receive box. Any identifier and the corresponding MBC bit can be
changed any time. When changing both, change the identifier before changing the
corresponding MBC bit.
The advantage of this method is that no messages are lost as far as a message exists in the
CAN bus at that time and the HCAN2 becomes a receiver. Upon completion of reception, the
HCAN2 enters halt mode. The disadvantages are that reconfiguration takes time if the HCAN2
is in the middle of receiving messages (transition to halt mode is delayed until reception ends)
and no message reception/transmission is possible in halt mode.
The advantage of this method is that reconfiguration is immediately performed and the
software overhead is small as if no interrupts were existent. Reading RXPR, which is
necessary before and after reconfiguration, is for the purpose of checking if messages are
received during this period. Note that MBIMR simply prevents the interrupt signal from
occurrence instead of preventing the RXPR bit from being set. When any message is received,
it is unclear whether such message belongs to a previous or new ID. Accordingly, messages
received during this period should be discarded, which is the disadvantage of this method.
Mailbox Reconfiguration

Related parts for HD64F7047FW40V