hi-6131pqtf QuickLogic Corp, hi-6131pqtf Datasheet - Page 217

• Manufacturer Part Number: hi-6131pqtf
• Description: Mil-std-1553 / Mil-std-1760 3.3v Bc / Mt / Rt Multi-terminal Device
• Manufacturer: QuickLogic Corp

23. SOFTWARE RESET
23.1. Remote Terminal 1 (RT1)
This is initiated when RT1RESET bit 10 is set in the Master Status and Reset Register 0x0001. The following actions
are performed.
RT1 automatically starts (RT1STEX is set in register 0x0000) after soft reset completion, if these requirements are
met:
To manually start RT1 after soft reset completion (indicated by READY signal assertion), the host must set RT1STEX
bit 4 in register 0x0000, if RT1 auto-start was disabled or otherwise failed for one or more of these reasons:
•
•
•
•
•
Terminal Checksum stored at 0x01C0 by
These 522 locations comprise the RT1
Clears these entire register addresses
The RT1ENA pin is logic 1 during the soft reset event
The RT1ENA pin and RT1ENA bit 6 were both logic 1 in the Master Configuration Register when EECOPY
created the EEPROM image.
The RT1STEX bit 4 is logic 1 in the EEPROM Master Configuration Register image because the EECOPY unlock
codes during programming were Unlock Word 1 = 1010-XXXX-XX11-1010 and Unlock Word 2 = 0101-XXXX-
XX00-0101 where X denotes “don’t care”.
The RT1ENA pin was logic 0 during the soft reset event.
The RT1ENA pin was logic 0 and/or RT1ENA bit 6 was logic 0 in the Master Configuration Register when
Loads these registers from EEPROM
Clears these individual register bits
EECOPY process
Action
Table 20. RT1 Soft Reset Summary
HOLT INTEGRATED CIRCUITS
HI-6130, HI-6131
Note: This register reload potentially affects both RTs.
0x0016 RT1 & RT2 Interrupt Output Enable Register (see note)
0x0009 RT1 and RT2 Pending Int Register, RT1 int bits 8 – 3
0x0012 RT1 & RT2 Interrupt Enable Register (see note)
0x0000 Master Configuration Register, RT1STEX bit 4
0x001A RT1 MIL-STD-1553 Status Word Bits Register
0x0006 Hardware Pending Int Register, RT1APF bit 3
0x0019 RT1 Descriptor Table Base Address Register
0x0013 Hardware Interrupt Output Enable Register
0x0006 Hardware Pending Int Register, RTIP bit 2
217
0x0200 through 0x02FF: RT1 Illegalization Table
0x0400 through 0x05FF: RT1 Descriptor Table
0x000F Hardware Interrupt Enable Register
0x001F RT1 Alternate BIT Word Register
0x0018 RT1 Operational Status Register
0x001E RT1 Built-In Test Word Register
0x004A RT1 Time Tag Utility Register
0x0017 RT1 Configuration Register
0x001D RT1 Bus B Select Register
0x001C RT1 Bus A Select Register
0x0049 RT1 Time Tag Counter
Registers Affected