ATSAM3U4CA-CU Atmel, ATSAM3U4CA-CU Datasheet - Page 960

• Manufacturer Part Number: ATSAM3U4CA-CU
• Description: IC MCU 32BIT 256KB FLSH 100TFBGA
• Manufacturer: Atmel
• Series: SAM3Ur

Specifications of ATSAM3U4CA-CU

• Core Processor: ARM® Cortex-M3™
• Core Size: 32-Bit
• Speed: 96MHz
• Connectivity: EBI/EMI, I²C, MMC, SPI, SSC, UART/USART, USB
• Peripherals: Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT
• Number Of I /o: 57
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 52K x 8
• Voltage - Supply (vcc/vdd): 1.65 V ~ 1.95 V
• Data Converters: A/D 4x10b, 4x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 100-TFBGA
• Processor Series: ATSAM3x
• Core: ARM Cortex M3
• Data Bus Width: 32 bit
• Data Ram Size: 52 KB
• Interface Type: 3xUSART, TWI, 4xSPI, Bus
• Maximum Clock Frequency: 96 MHz
• Number Of Programmable I/os: 57
• Number Of Timers: 8
• Operating Supply Voltage: 1.62 V to 3.6 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: JTRACE-CM3, MDK-ARM, RL-ARM, ULINK2
• Development Tools By Supplier: ATSAM3U-EK
• Minimum Operating Temperature: - 40 C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

39.6.8.9
39.6.8.10
39.6.8.11
39.6.8.12
960
960
SAM3U Series
SAM3U Series
Data OUT
Bulk OUT or Interrupt OUT
Bulk OUT or Interrupt OUT: Receiving a Packet Under Application Control (Host to Device)
Bulk OUT or Interrupt OUT: Sending a Buffer Using DMA (Host To Device)
Like data IN, data OUT packets are sent by the host during the data or the status stage of con-
trol transfer or during an interrupt/bulk/isochronous OUT transfer. Data buffers are sent packet
by packet under the control of the application or under the control of the DMA channel.
Algorithm Description for Each Packet:
Note:
Algorithm to Fill Several Packets:
If the application doesn’t know the size of the receive buffer, instead of using the BUSY_BANK
interrupt, the application must use RX_BK_RDY.
To use the DMA setting, the AUTO_VALID field is mandatory.
See
information.
DMA Configuration Example:
• The application enables an interrupt on RX_BK_RDY.
• When an interrupt on RX_BK_RDY is received, the application knows that UDPHS_EPTSTAx
• The application reads the BYTE_COUNT bytes from the endpoint.
• The application clears RX_BK_RDY.
• The application enables the interrupts of BUSY_BANK and AUTO_VALID.
• When a BUSY_BANK interrupt is received, the application knows that all banks available for
1. First program UDPHS_DMAADDRESSx with the address of the buffer that should be
2. Enable the interrupt of the DMA in UDPHS_IEN
3. Program the DMA Channelx Control Register:
before the end of the microframe. The third bank has not been validated, but three
transactions have been set in NB_TRANS.
register BYTE_COUNT bytes have been received.
the endpoint have been filled. Thus, the application can read all banks available.
39.6.8.6 Bulk IN or Interrupt IN: Sending a Buffer Using DMA (Device to Host)
transferred.
– Size of buffer to be sent.
– END_B_EN: Can be used for OUT packet truncation (discarding of unbuffered
– END_BUFFIT: Generate an interrupt when BUFF_COUNT in the
– END_TR_EN: End of transfer enable, the UDPHS device can put an end to the
packet data) at the end of DMA buffer.
UDPHS_DMASTATUSx register reaches 0.
current DMA transfer, in case of a short packet.
If the application does not know the size of the transfer, it may not be a good option to use
AUTO_VALID. Because if a zero-length-packet is received, the RX_BK_RDY is automatically
cleared by the AUTO_VALID hardware and if the endpoint interrupt is triggered, the software will
not find its originating flag when reading the UDPHS_EPTSTAx register.
6430D–ATARM–25-Mar-11
6430D–ATARM–25-Mar-11
for more