ATSAM3U4CA-CU Atmel, ATSAM3U4CA-CU Datasheet - Page 167

• Manufacturer Part Number: ATSAM3U4CA-CU
• Description: IC MCU 32BIT 256KB FLSH 100TFBGA
• Manufacturer: Atmel
• Series: SAM3Ur

Specifications of ATSAM3U4CA-CU

• Core Processor: ARM® Cortex-M3™
• Core Size: 32-Bit
• Speed: 96MHz
• Connectivity: EBI/EMI, I²C, MMC, SPI, SSC, UART/USART, USB
• Peripherals: Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT
• Number Of I /o: 57
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 52K x 8
• Voltage - Supply (vcc/vdd): 1.65 V ~ 1.95 V
• Data Converters: A/D 4x10b, 4x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 100-TFBGA
• Processor Series: ATSAM3x
• Core: ARM Cortex M3
• Data Bus Width: 32 bit
• Data Ram Size: 52 KB
• Interface Type: 3xUSART, TWI, 4xSPI, Bus
• Maximum Clock Frequency: 96 MHz
• Number Of Programmable I/os: 57
• Number Of Timers: 8
• Operating Supply Voltage: 1.62 V to 3.6 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: JTRACE-CM3, MDK-ARM, RL-ARM, ULINK2
• Development Tools By Supplier: ATSAM3U-EK
• Minimum Operating Temperature: - 40 C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

13.19 Nested Vectored Interrupt Controller
Table 13-27. NVIC register summary
1.
13.19.1
6430D–ATARM–25-Mar-11
Address
0xE000E100
0xE000E180
0xE000E200
0xE000E280
0xE000E300
0xE000E400-
0xE000E41C
0xE000EF00
See the register description for more information.
The CMSIS mapping of the Cortex-M3 NVIC registers
Name
ISER0
ICER0
ISPR0
ICPR0
IABR0
IPR0-
IPR7
STIR
This section describes the Nested Vectored Interrupt Controller (NVIC) and the registers it uses.
The NVIC supports:
The processor automatically stacks its state on exception entry and unstacks this state on
exception exit, with no instruction overhead. This provides low latency exception handling. The
hardware implementation of the NVIC registers is:
To improve software efficiency, the CMSIS simplifies the NVIC register presentation. In the
CMSIS:
• 1 to 30 interrupts.
• A programmable priority level of 0-15 for each interrupt. A higher level corresponds to a lower
• Level detection of interrupt signals.
• Dynamic reprioritization of interrupts.
• Grouping of priority values into group priority and subpriority fields.
• Interrupt tail-chaining.
• the Set-enable, Clear-enable, Set-pending, Clear-pending and Active Bit registers map to
priority, so level 0 is the highest interrupt priority.
arrays of 32-bit integers, so that:
– the array ISER[0] corresponds to the registers ISER0
– the array ICER[0] corresponds to the registers ICER0
– the array ISPR[0] corresponds to the registers ISPR0
– the array ICPR[0] corresponds to the registers ICPR0
– the array IABR[0] corresponds to the registers IABR0
Type
RW
RW
RW
RW
RO
RW
WO
Required
privilege
Privileged
Privileged
Privileged
Privileged
Privileged
Privileged
Configurable
(1)
Reset
value
0x00000000
0x00000000
0x00000000
0x00000000
0x00000000
0x00000000
0x00000000
Description
“Interrupt Set-enable Registers” on page 169
“Interrupt Clear-enable Registers” on page 170
“Interrupt Set-pending Registers” on page 171
“Interrupt Clear-pending Registers” on page 172
“Interrupt Active Bit Registers” on page 173
“Interrupt Priority Registers” on page 174
“Software Trigger Interrupt Register” on page
177
SAM3U Series
167