ATSAM3U4CA-CU Atmel, ATSAM3U4CA-CU Datasheet - Page 219

• Manufacturer Part Number: ATSAM3U4CA-CU
• Description: IC MCU 32BIT 256KB FLSH 100TFBGA
• Manufacturer: Atmel
• Series: SAM3Ur

Specifications of ATSAM3U4CA-CU

• Core Processor: ARM® Cortex-M3™
• Core Size: 32-Bit
• Speed: 96MHz
• Connectivity: EBI/EMI, I²C, MMC, SPI, SSC, UART/USART, USB
• Peripherals: Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT
• Number Of I /o: 57
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 52K x 8
• Voltage - Supply (vcc/vdd): 1.65 V ~ 1.95 V
• Data Converters: A/D 4x10b, 4x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 100-TFBGA
• Processor Series: ATSAM3x
• Core: ARM Cortex M3
• Data Bus Width: 32 bit
• Data Ram Size: 52 KB
• Interface Type: 3xUSART, TWI, 4xSPI, Bus
• Maximum Clock Frequency: 96 MHz
• Number Of Programmable I/os: 57
• Number Of Timers: 8
• Operating Supply Voltage: 1.62 V to 3.6 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: JTRACE-CM3, MDK-ARM, RL-ARM, ULINK2
• Development Tools By Supplier: ATSAM3U-EK
• Minimum Operating Temperature: - 40 C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

13.22.5
• XN
Instruction access disable bit:
0 = instruction fetches enabled
1 = instruction fetches disabled.
• AP
Access permission field, see
• TEX, C, B
Memory access attributes, see
• S
Shareable bit, see
• SRD
Subregion disable bits. For each bit in this field:
0 = corresponding sub-region is enabled
1 = corresponding sub-region is disabled
See
Region sizes of 128 bytes and less do not support subregions. When writing the attributes for such a region, write the SRD
field as 0x00.
• SIZE
Specifies the size of the MPU protection region. The minimum permitted value is 3 (b00010), see See
on page 220
• ENABLE
6430D–ATARM–25-Mar-11
“Subregions” on page 224
31
23
15
7
MPU Region Attribute and Size Register
Reserved
Reserved
for more information.
Reserved
Table 13-36 on page
30
22
14
6
The RASR defines the region size and memory attributes of the MPU region specified by the
RNR, and enables that region and any subregions. See the register summary in
page 213
RASR is accessible using word or halfword accesses:
The bit assignments are:
• the most significant halfword holds the region attributes
• the least significant halfword holds the region size and the region and subregion enable bits.
Table 13-39 on page
Table 13-37 on page
for more information.
for its attributes.
29
21
13
5
220.
221.
TEX
XN
28
20
12
220.
4
SRD
Reserved
SIZE
27
19
11
3
26
18
10
S
2
SAM3U Series
AP
25
17
C
9
1
“SIZE field values”
Table 13-35 on
ENABLE
24
16
B
8
0
219