mcf51ac256a Freescale Semiconductor, Inc, mcf51ac256a Datasheet - Page 515

no-image

mcf51ac256a

Manufacturer Part Number
mcf51ac256a
Description
Mcf51ac Flexis
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mcf51ac256aCFGE
Manufacturer:
FREESCALE
Quantity:
2 400
Part Number:
mcf51ac256aCFGE
Manufacturer:
FREESCALE
Quantity:
2 400
Part Number:
mcf51ac256aCFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf51ac256aCLKE
Manufacturer:
FREESCALE
Quantity:
1 500
Part Number:
mcf51ac256aCLKE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf51ac256aCPUE
Manufacturer:
MURATA
Quantity:
1 000
Freescale Semiconductor
L2EPC
L1EBL
20–18
L2PCI
Field
L2EA
L2DI
L2T
L1T
21
17
16
15
14
13
Level 2 data breakpoint invert. Inverts the logical sense of all the data breakpoint comparators. This can develop a
trigger based on the occurrence of a data value other than the DBR contents.
0 No inversion
1 Invert data breakpoint comparators.
Enable level 2 address breakpoint. Setting an L2EA bit enables the corresponding address breakpoint. Clearing all
three bits disables the breakpoint.
Enable level 2 PC breakpoint.
0 Disable PC breakpoint
1 Enable PC breakpoint
Level 2 PC breakpoint invert.
0 The PC breakpoint is defined within the region defined by PBRn and PBMR.
1 The PC breakpoint is defined outside the region defined by PBRn and PBMR.
Level 2 trigger. Determines the logic operation for the trigger between the PC_condition and the (Address_range and
Data) condition where the inclusion of a Data_condition is optional. The ColdFire debug architecture supports the
creation of single or double-level triggers.
0 Level 2 trigger = PC_condition && (Address_range && Data_condition)
1 Level 2 trigger = PC_condition || (Address_range && Data_condition)
Level 1 trigger. Determines the logic operation for the trigger between the PC_condition and the (Address_range and
Data) condition where the inclusion of a Data_condition is optional. The ColdFire debug architecture supports the
creation of single or double-level triggers.
0 Level 1 trigger = PC_condition && (Address_range && Data_condition)
1 Level 1 trigger = PC_condition || (Address_range && Data_condition)
Enable level 1 breakpoint. Global enable for the breakpoint trigger.
0 Disables all level 1 breakpoints
1 Enables all level 1 breakpoint triggers
MCF51AC256 ColdFire Integrated Microcontroller Reference Manual, Rev. 5
TDR Bit
Table 22-14. TDR Field Descriptions (continued)
20
19
18
Address breakpoint inverted. Breakpoint is based outside the
range between ABLR and ABHR.
Address breakpoint range. The breakpoint is based on the
inclusive range defined by ABLR and ABHR.
Address breakpoint low. The breakpoint is based on the
address in the ABLR.
Description
Description
Version 1 ColdFire Debug (CF1_DEBUG)
22-23

Related parts for mcf51ac256a