mcf51ac256a Freescale Semiconductor, Inc, mcf51ac256a Datasheet - Page 147

• Manufacturer Part Number: mcf51ac256a
• Description: Mcf51ac Flexis
• Manufacturer: Freescale Semiconductor, Inc

In the original M68000 ISA definition, lines A and F were effectively reserved for user-defined operations
(line A) and co-processor instructions (line F). Accordingly, there are two unique exception vectors
associated with illegal opwords in these two lines.
Any attempted execution of an illegal 16-bit opcode (except for line-A and line-F opcodes) generates an
illegal instruction exception (vector 4). Additionally, any attempted execution of any line-A and most
line-F opcodes generate their unique exception types, vector numbers 10 and 11, respectively. ColdFire
cores do not provide illegal instruction detection on the extension words on any instruction, including
MOVEC.
The V1 ColdFire processor also detects two special cases involving illegal instruction conditions:
In both cases, the processor response is then dependent on the state of CPUCR[IRD]
processor exception.
7.3.3.4
The default operation of the V1 ColdFire processor is the generation of an illegal opcode reset event if a
privilege violation is detected. If CPUCR[IRD] is set, the reset is disabled and a processor exception is
generated as detailed below.
The attempted execution of a supervisor mode instruction while in user mode generates a privilege
violation exception. See ColdFire Programmer’s Reference Manual for a list of supervisor-mode
instructions.
There is one special case involving the HALT instruction. Normally, this opcode is a supervisor mode
instruction, but if the debug module's CSR[UHE] is set, then this instruction can be also be executed in
user mode for debugging purposes.
7.3.3.5
To aid in program development, all ColdFire processors provide an instruction-by-instruction tracing
capability. While in trace mode, indicated by setting of the SR[T] bit, the completion of an instruction
execution (for all but the stop instruction) signals a trace exception. This functionality allows a debugger
to monitor program execution.
The stop instruction has the following effects:
Freescale Semiconductor
1. If execution of the stop instruction is attempted and neither low-power stop nor wait modes are
2. If execution of the halt instruction is attempted and BDM is not enabled
1. The instruction before the stop executes and then generates a trace exception. In the exception stack
2. When the trace handler is exited, the stop instruction executes, loading the SR with the immediate
3. The processor then generates a trace exception. The PC in the exception stack frame points to the
enabled, the processor signals an illegal instruction.
(XCSR[ENBDM] equals 0), the processor signals an illegal instruction.
frame, the PC points to the stop opcode.
operand from the instruction.
instruction after the stop, and the SR reflects the value loaded in the previous step.
Privilege Violation
Trace Exception
MCF51AC256 ColdFire Integrated Microcontroller Reference Manual, Rev. 5
—
a reset event or a
ColdFire Core
7-17