mcf51ac256a Freescale Semiconductor, Inc, mcf51ac256a Datasheet - Page 412

• Manufacturer Part Number: mcf51ac256a
• Description: Mcf51ac Flexis
• Manufacturer: Freescale Semiconductor, Inc

Serial Communication Interface (SCI)Serial Communications Interface (SCIV4)
18.2
The SCI has eight 8-bit registers to control baud rate, select SCI options, report SCI status, and for
transmit/receive data.
Refer to the direct-page register summary in the
assignments for all SCI registers. This section refers to registers and control bits only by their names. A
Freescale-provided equate or header file is used to translate these names into the appropriate absolute
addresses.
18.2.1
This pair of registers controls the prescale divisor for SCI baud rate generation. To update the 13-bit baud
rate setting [SBR12:SBR0], first write to SCIxBDH to buffer the high half of the new value and then write
to SCIxBDL. The working value in SCIxBDH does not change until SCIxBDL is written.
SCIxBDL is reset to a non-zero value, so after reset the baud rate generator remains disabled until the first
time the receiver or transmitter is enabled (RE or TE bits in SCIxC2 are written to 1).
18-4
RXEDGIE
SBR[12:8]
Reset
LBKDIE
Reset
Field
4–0
7
6
W
W
R
R
Register Definition
LBKDIE
SCI Baud Rate Registers (SCIxBDH, SCIxBDL)
LIN Break Detect Interrupt Enable (for LBKDIF)
0 Hardware interrupts from LBKDIF disabled (use polling).
1 Hardware interrupt requested when LBKDIF flag is 1.
RxD Input Active Edge Interrupt Enable (for RXEDGIF)
0 Hardware interrupts from RXEDGIF disabled (use polling).
1 Hardware interrupt requested when RXEDGIF flag is 1.
Baud Rate Modulo Divisor. The 13 bits in SBR[12:0] are referred to collectively as BR, and they set the modulo
divide rate for the SCI baud rate generator. When BR is cleared, the SCI baud rate generator is disabled to
reduce supply current. When BR is 1 – 8191, the SCI baud rate equals BUSCLK/(16×BR). See also BR bits in
Table
0
0
7
7
18-2.
MCF51AC256 ColdFire Integrated Microcontroller Reference Manual, Rev. 5
RXEDGIE
0
0
6
6
Figure 18-3. SCI Baud Rate Register (SCIxBDH)
Figure 18-4. SCI Baud Rate Register (SCIxBDL)
Table 18-1. SCIxBDH Field Descriptions
0
0
0
5
5
memory
0
0
4
4
SBR[7:0]
Description
chapter of this document or the absolute address
3
0
3
0
SBR[12:8]
0
1
2
2
Freescale Semiconductor
0
0
1
1
0
0
0
0