mcf51ac256a Freescale Semiconductor, Inc, mcf51ac256a Datasheet - Page 513

no-image

mcf51ac256a

Manufacturer Part Number
mcf51ac256a
Description
Mcf51ac Flexis
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mcf51ac256aCFGE
Manufacturer:
FREESCALE
Quantity:
2 400
Part Number:
mcf51ac256aCFGE
Manufacturer:
FREESCALE
Quantity:
2 400
Part Number:
mcf51ac256aCFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf51ac256aCLKE
Manufacturer:
FREESCALE
Quantity:
1 500
Part Number:
mcf51ac256aCLKE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf51ac256aCPUE
Manufacturer:
MURATA
Quantity:
1 000
22.3.7
TDR configures the operation of the hardware breakpoint logic that corresponds with the
ABHR/ABLR/AATR, PBR/PBR1/PBR2/PBR3/PBMR, and DBR/DBMR registers within the debug
module. TDR controls the actions taken under the defined conditions. Breakpoint logic may be configured
as one- or two-level trigger. TDR[31–16] defines the second-level trigger, and TDR[15–0] defines the
first-level trigger.
Freescale Semiconductor
31–16
14–13
12–11
Field
TMM
SZM
10–8
TTM
6–5
4–3
2–0
RM
TM
SZ
TT
15
R
7
Trigger Definition Register (TDR)
Reserved, must be cleared.
Read/write mask. Masks the R bit in address comparisons.
Size mask. Masks the corresponding SZ bit in address comparisons.
Transfer type mask. Masks the corresponding TT bit in address comparisons.
Transfer modifier mask. Masks the corresponding TM bit in address comparisons.
Read/write. R is compared with the R/W signal of the processor’s local bus.
Size. Compared to the processor’s local bus size signals.
00 Longword
01 Byte
10 Word
11 Reserved
Transfer type. Compared with the local bus transfer type signals. These bits also define the TT encoding for
BDM memory commands.
00
Else Reserved
Transfer modifier. Compared with the local bus transfer modifier signals, which give supplemental information
for each transfer type. These bits also define the TM encoding for BDM memory commands (for backward
compatibility).
000 Reserved
001 User-mode data access
010 User-mode code access
011 Reserved
100 Reserved
101 Supervisor-mode data access
110 Supervisor-mode code access
111 Reserved
The debug module has no hardware interlocks. To prevent spurious
breakpoint triggers while the breakpoint registers are being loaded, disable
TDR (clear TDR[L2EBL,L1EBL]) before defining triggers.
Normal processor access
MCF51AC256 ColdFire Integrated Microcontroller Reference Manual, Rev. 5
Table 22-13. AATR Field Descriptions
NOTE
Description
Version 1 ColdFire Debug (CF1_DEBUG)
22-21

Related parts for mcf51ac256a