MT9072 Zarlink Semiconductor, Inc., MT9072 Datasheet - Page 14
MT9072
Manufacturer Part Number
MT9072
Description
Octal T1-E1-J1 Framer
Manufacturer
Zarlink Semiconductor, Inc.
Datasheet
1.MT9072.pdf
(278 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MT9072AV
Manufacturer:
ZARLINK
Quantity:
56
Company:
Part Number:
MT9072AV2
Manufacturer:
TRIQUINT
Quantity:
56
Part Number:
MT9072AV2
Manufacturer:
ZARLINK
Quantity:
20 000
- Current page: 14 of 278
- Download datasheet (2Mb)
MT9072
Pin Description (continued)
14
LQFP
109
128
149
129
150
110
29
49
69
89
10
30
50
70
90
9
Pin #
LBGA
N13
D13
R12
N14
D14
R11
J15
J16
R5
R6
E3
K1
P3
E4
K2
P4
RxDLC[0]
RxDLC[1]
RxDLC[2]
RxDLC[3]
RxDLC[4]
RxDLC[5]
RxDLC[6]
RxDLC[7]
RxDL[0]
RxDL[1]
RxDL[2]
RxDL[3]
RxDL[4]
RxDL[5]
RxDL[6]
RxDL[7]
Name
Type
O
O
Receive Data Link. The entire received data stream including framing
bits, after B8ZS/HDB3 decoding, is clocked out of the RxDL pin by the
clock at the EXCLi pin. RxDL data does not pass through the receive
slip buffer. The embedded data link is flagged by RxDLC. Pins
RxDL[0-7] are used for Framers[0-7] respectively.
In T1 mode this is a 1.544Mbit/s data stream clocked out with the
rising edge of the clock at the EXCLi pin.
In E1 mode this is a 2.048 Mbit/s data stream clocked out with the
falling edge of the clock at the EXCLi pin.
Receive Data Link Clock. This pin outputs a clock that can be used to
clock selected bits from the RxDL data stream into an external device.
The RxDLC pin can also be configured as an enable signal. Pins
RxDLC[0-7] are used for Framers[0-7] respectively.
In T1 mode the FDL (Facility Data Link) bits embedded in the RxDL
data stream can be clocked into an external device with the rising
edge of this 4kHz clock. The rising edge of the clock is centered on the
S-bit position and it is coincident with the falling edge of the clock
provided to the EXCLi pin. The RxDLC pin can be configured as a
clock or an enable signal with the DLCK bit (Address Y06). See Figure
42.
In T1 IMA (Inverse Mux for ATM) mode the RxDLC pin outputs the
same 1.544MHz clock that is input to the EXCLi pin. In IMA mode the
DSTo data stream will be synchronous with this 1.544MHz clock. IMA
mode is selected by setting the IMA bit (Address Y00) to 1. See Figure
32.
In E1 mode the selected data link national bits (timeslot 0, bits 4-8 of
the NFAS (Non-Frame Alignment Signal) frames) can be clocked into
an external device with the rising edge of this clock. The Receive Data
Link clock is a gapped 4, 8, 12, 16 or 20 kHz, clock as programmed by
the Datalink Control Register (Address Y08), derived by gating the
2.048MHz clock provided to the EXCLi pin. The RxDLC pin can be
configured as a clock or an enable signal with the DLCK bit (Address
Y08). See Figure 62.
In E1 IMA (Inverse Mux for ATM) mode the RxDLC pin provides an
ST-BUS type 4.096MHz clock derived by doubling the 2.048MHz clock
provided to the EXCLi pin. In IMA mode the DSTo data stream will be
synchronous with this 4.096MHz clock. IMA mode is selected by
setting the IMA bit (Address Y00) to 1. See Figure 51.
Description (see Notes 1 to 7)
Advance Information
Related parts for MT9072
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Dual Reference Frequency Selectable Digital PLL with Multiple Clock Outputs for T1/E1 (ITU-T G.812 type IV) and Stratum (3, 4, 4E) Applications
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
PLL, Dual Reference Frequency Selectable Digital PLL with Multiple Clock Outputs
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
Framer, Framer Circuit, T1/E1 System Synchronizer
Manufacturer:
Zarlink Semiconductor, Inc.
Part Number:
Description:
Framer, Framer Circuit, T1/E1/OC3 System Synchronizer
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
Framer: Framer Circuit: T1/E1/OC3 System Synchronizer
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
Framer, Framer Circuit, T1/E1 System Synchronizer with Holdover
Manufacturer:
Zarlink Semiconductor, Inc.
Part Number:
Description:
Dual reference frequency selectable 3.3V Digital PLL with Multiple Clock Outputs for T1/E1 (ITU-T G.812 type IV), Stratum (3, 4, 4E) and STS-3/OC3 Systems
Manufacturer:
Zarlink Semiconductor, Inc.
Part Number:
Description:
Dual Reference Frequency Selectable, 3.3 V Digital PLL with Multiple Clock Outputs for T1/E1 and Stratum 4 and 4E Applications, with Holdover
Manufacturer:
Zarlink Semiconductor, Inc.
Part Number:
Description:
T1/E1/J1 Single Chip Transceiver
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
SMX-Switch, SMX-Switch Matrix Module
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
Large Digital Switch
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
Switch Fabric, 131.072Mbps Switching Bandwidth, 3.3V Supply Voltage, 120-PBGA
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
Quad Digital Switch
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
1024 Channels TDM (ST-BUS) to Parallel Bus Access Circuit (PAC)
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
Interface, Digital Subscriber Interface Circuit
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet: