MT9072 Zarlink Semiconductor, Inc., MT9072 Datasheet - Page 118
MT9072
Manufacturer Part Number
MT9072
Description
Octal T1-E1-J1 Framer
Manufacturer
Zarlink Semiconductor, Inc.
Datasheet
1.MT9072.pdf
(278 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MT9072AV
Manufacturer:
ZARLINK
Quantity:
56
Company:
Part Number:
MT9072AV2
Manufacturer:
TRIQUINT
Quantity:
56
Part Number:
MT9072AV2
Manufacturer:
ZARLINK
Quantity:
20 000
- Current page: 118 of 278
- Download datasheet (2Mb)
MT9072
118
15-8
15-12
7-0
Bit
11-7
Bit
6
5
4
3
2
1
0
TXBOM
Name
HPAYSEL
HDLCEN
7-0
BOMEN
(0)
HCH4-0
E1.5CK
EDLEN
H1R64
#
Name
DLCK
(0)
(0)
(0)
(0)
(0)
(0)
(0)
(0)
#
not used.
Transmit Bit Oriented Message. The contents of this register are concatenated with a
sequence of eight 1’s and continuously transmit in the FDL bit position of ESF trunks. Normally
the leading bit (bit 7) and last bit (bit 0) of this register are set to zero. Note that in accordance to
T1.403 Table 11 the codeword 7E should not be used due to similarity of DataLink idle code.
not used.
HDLC Channel 4-0. This 5 bit number specifies the timeslot the HDLC will be attached to if
enabled. Timeslot 0 is the first channel in the frame. Timeslot 23 is the last channel available
in a T1 frame. If enabled in a channel, HDLC data will be substituted for data from DSTi on
the transmit side. Receive data is extracted from the incoming line data before the elastic
buffer.
HDLC Payload Select. Set this bit to 1 to attach HDLC to a payload timeslot, if zero it is
attached to the Facility Data Link when in the ESF mode.
Extracted 1.5 Data Link Clock. If one, the RxDLC pin outputs a 1.544 MHz clock signal
derived from the 1.544MHz clock signal at the EXCLi pin. This clock is synchronous with the
receive data before it passes through the elastic buffer at the RxDL pin. If zero, the RxDLC
pin operates as a receive data link clock or enable signal as programmed by control bit
DLCK (register address Y06).
Data Link Clock. If one, the TxDLC and RxDLC pins output a gapped clock. If zero, the
TxDLC and RxDLC pins output an active low enable signal.
Enable Data Link. Setting this bit multiplexes the serial stream clocked in on pin TxDL into
the FDL bit position (ESF mode) or the Fs bit position (D4 mode).
Bit Oriented Message Enable. Setting this bit enables transmission of bit - oriented
messages on the ESF facility data link. The actual message transmitted at any one time is
contained in the Tx BOM register (Y07).
HDLC Enable. If this bit is set and HPAYSEL is a zero than the internal HDLC is connected to
the FDL bits in ESF Mode and TXDL/RXDL are not used for the dataLink. If 0 the datalink is
sourced/sinked from TXDL/RXDL.
HDLC Rate Select. Setting this bit high while the HDLC is activated on a timeslot enables 64
Kb/s operation. Setting this bit low while an HDLC is activated enables 56 Kb/s operation
(this prevents data corruption due to forced bit stuffing).
Table 71 - Transmit Bit Oriented Message Register (Y07) (T1)
Table 70 - HDLC & DataLink Control Word(Y06) (T1)
Functional Description
Functional Description
Advance Information
Related parts for MT9072
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Dual Reference Frequency Selectable Digital PLL with Multiple Clock Outputs for T1/E1 (ITU-T G.812 type IV) and Stratum (3, 4, 4E) Applications
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
PLL, Dual Reference Frequency Selectable Digital PLL with Multiple Clock Outputs
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
Framer, Framer Circuit, T1/E1 System Synchronizer
Manufacturer:
Zarlink Semiconductor, Inc.
Part Number:
Description:
Framer, Framer Circuit, T1/E1/OC3 System Synchronizer
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
Framer: Framer Circuit: T1/E1/OC3 System Synchronizer
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
Framer, Framer Circuit, T1/E1 System Synchronizer with Holdover
Manufacturer:
Zarlink Semiconductor, Inc.
Part Number:
Description:
Dual reference frequency selectable 3.3V Digital PLL with Multiple Clock Outputs for T1/E1 (ITU-T G.812 type IV), Stratum (3, 4, 4E) and STS-3/OC3 Systems
Manufacturer:
Zarlink Semiconductor, Inc.
Part Number:
Description:
Dual Reference Frequency Selectable, 3.3 V Digital PLL with Multiple Clock Outputs for T1/E1 and Stratum 4 and 4E Applications, with Holdover
Manufacturer:
Zarlink Semiconductor, Inc.
Part Number:
Description:
T1/E1/J1 Single Chip Transceiver
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
SMX-Switch, SMX-Switch Matrix Module
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
Large Digital Switch
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
Switch Fabric, 131.072Mbps Switching Bandwidth, 3.3V Supply Voltage, 120-PBGA
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
Quad Digital Switch
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
1024 Channels TDM (ST-BUS) to Parallel Bus Access Circuit (PAC)
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
Interface, Digital Subscriber Interface Circuit
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet: