OM13013,598 NXP Semiconductors, OM13013,598 Datasheet - Page 243

• Manufacturer Part Number: OM13013,598
• Description: BOARD DEMO IAR LPC1227 JLINKLITE
• Manufacturer: NXP Semiconductors
• Series: -r

Specifications of OM13013,598

• Design Resources: LPC122x-SK Brd Schematic
• Processor To Be Evaluated: LPC1227
• Processor Series: LPC122x
• Data Bus Width: 32 bit
• Interface Type: UART, SSP, SPI, I2C
• Cpu Core: ARM Cortex-M0
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: - 40 C
• Operating Supply Voltage: 3 V to 3.6 V
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 568-6885

NXP Semiconductors
Table 225. Match Control Register (MCR, address 0x4001 0014 (CT16B0) and 0x4001 4014 (CT16B1)) bit description
UM10441
User manual
Bit
0
Symbol Value Description
MR0I
13.7.4 Prescale Register
13.7.5 Prescale Counter register
13.7.6 Match Control Register
1
0
Table 222: Timer counter registers (TC, address 0x4001 0008 (CT16B0) and 0x4001 4008
The 16-bit Prescale Register specifies the maximum value for the Prescale Counter.
Table 223: Prescale registers (PR, address 0x4001 000C (CT16B0) and 0x4001 400C
The 16-bit Prescale Counter controls division of PCLK by some constant value before it is
applied to the Timer Counter. This allows control of the relationship between the resolution
of the timer and the maximum time before the timer overflows. The Prescale Counter is
incremented on every PCLK. When it reaches the value stored in the Prescale Register,
the Timer Counter is incremented, and the Prescale Counter is reset on the next PCLK.
This causes the TC to increment on every PCLK when PR = 0, every 2 PCLKs when
PR = 1, etc..
Table 224: Prescale counter registers (PC, address 0x4001 0010 (CT16B0) and 0x4001 4010
The Match Control Register is used to control what operations are performed when one of
the Match Registers matches the Timer Counter. The function of each of the bits is shown
in
Bit
15:0
31:16
Bit
15:0
31:16
Bit
15:0
31:16
Interrupt on MR0: an interrupt is generated when MR0 matches the value in the TC.
Enabled
Disabled
Table
225.
Symbol
TC
-
Symbol
PCVAL
-
Symbol
PC
-
(CT16B1)) bit description
(CT16B1)) bit description
(CT16B1)) bit description
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 15 February 2011
Description
Timer counter value.
Reserved.
Description
Prescale value.
Reserved.
Description
Prescale counter value.
Reserved.
Chapter 13: LPC122x 16-bit Counter/timer 0/1 (CT16B0/1)
UM10441
© NXP B.V. 2011. All rights reserved.
243 of 442
Reset
value
0
Reset
value
0
-
Reset
value
0
-
Reset
value
0
-