MCF5272VF66 Freescale, MCF5272VF66 Datasheet - Page 251

MCF5272VF66

Manufacturer Part Number
MCF5272VF66
Description
Manufacturer
Freescale
Datasheet

Specifications of MCF5272VF66

Family Name
MCF5xxx
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
66MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
3.3V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
196
Package Type
MA-BGA
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCF5272VF66
Manufacturer:
HYNIX
Quantity:
19
Part Number:
MCF5272VF66
Manufacturer:
FREESCAL
Quantity:
885
Part Number:
MCF5272VF66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5272VF66
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MCF5272VF66J
Manufacturer:
Freescale
Quantity:
256
Part Number:
MCF5272VF66J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5272VF66R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5272VF66R2J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
11.5.22 Initialization Sequence
This section describes which registers and RAM locations are reset due to hardware reset, which are reset
due to the FEC reset, and what locations the user must initialize before enabling the FEC.
As soon as the FEC is initialized and enabled, it operates autonomously. Typically, the driver writes only
to RDAR, TDAR, and EIR during operation.
11.5.22.1 Hardware Initialization
In the FEC, hardware resets only those registers that generate interrupts to the MCF5272 processor or
cause conflict on bidirectional buses. The registers are reset due to a hardware reset.
Other registers reset whenever the ETHER_EN bit is cleared. Clearing ETHER_EN immediately stops all
DMA and transmit activity after a bad CRC is sent, as shown in
11.5.23 User Initialization (Prior to Asserting ETHER_EN)
The user must initialize portions the FEC prior to setting the ETHER_EN bit. The exact values depend on
the particular application. The sequence is similar to the procedure defined in
Freescale Semiconductor
System/User
User/System
Step
System
User
MCF5272 ColdFire
1
2
3
4
5
6
System
User
Table 11-32. User Initialization Process (before ETHER_EN)
Table 11-30. Hardware Initialization
Register/Machine
®
MII State Machine
XMIT block
DMA block
Table 11-31. ETHER_EN = 0
Location
Integrated Microprocessor User’s Manual, Rev. 3
RDAR
TDAR
MSCR
EIMR
ECR
EIR
Set IVSR (define ILEVEL)
Set MAUR and MALR
Set FRSR (optional)
Set TFSR (optional)
Description
Set EIMR
Clear EIR
All DMA activity is terminated
Transmission is Aborted
Prevent conflict on MMFR
Table 11-31
Reset Value
Cleared
Cleared
Effect
Cleared
Cleared
Cleared
Cleared
Table
11-32.
Ethernet Module
11-33

Related parts for MCF5272VF66