UPD70F3786GJ-GAE-AX Renesas Electronics America, UPD70F3786GJ-GAE-AX Datasheet - Page 1640

• Manufacturer Part Number: UPD70F3786GJ-GAE-AX
• Description: MCU 32BIT V850ES/JX3-E 144-LQFP
• Manufacturer: Renesas Electronics America
• Series: V850ES/Jx3-Er

Specifications of UPD70F3786GJ-GAE-AX

• Core Processor: RISC
• Core Size: 32-Bit
• Speed: 50MHz
• Connectivity: CAN, CSI, EBI/EMI, Ethernet, I²C, UART/USART, USB
• Peripherals: DMA, LVD, PWM, WDT
• Number Of I /o: 100
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Ram Size: 124K x 8
• Voltage - Supply (vcc/vdd): 2.85 V ~ 3.6 V
• Data Converters: A/D 12x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

29.1 Functions
signal when oscillation of the main clock is stopped.
any means other than reset.
Registers to Check Reset Source.
29.2 Configuration
1638
The clock monitor samples the main clock by using the internal oscillation clock and generates a reset request
Once the operation of the clock monitor has been enabled by an operation enable flag, it cannot be cleared to 0 by
When a reset by the clock monitor occurs, the RESF.CLMRF bit is set. For details on the RESF register, see 28.2
The clock monitor automatically stops under the following conditions.
• During oscillation stabilization time after STOP mode is released
• When the main clock is stopped (from when the PCC.MCK bit = 1 during subclock operation, until the PCC.CLS
• When the sampling clock (internal oscillation clock) is stopped
• When the CPU operates with the internal oscillation clock
The clock monitor includes the following hardware.
Control register
bit = 0 during main clock operation)
Internal oscillation
Item
Main clock
clock
Figure 29-1. Timing of Reset via RESET Pin Input
Table 29-1. Configuration of Clock Monitor
CHAPTER 29 CLOCK MONITOR
Clock monitor mode register (CLM)
User’s Manual U19601EJ2V0UD
Clock monitor mode
register (CLM)
Enable/disable
CLME
Configuration
Internal reset signal