MMC2114CFCAG33 Freescale Semiconductor, MMC2114CFCAG33 Datasheet - Page 593

• Manufacturer Part Number: MMC2114CFCAG33
• Description: IC MCU 32BIT 33MHZ 144-LQFP
• Manufacturer: Freescale Semiconductor
• Series: MCorer

Specifications of MMC2114CFCAG33

• Core Processor: M210
• Core Size: 32-Bit
• Speed: 33MHz
• Connectivity: EBI/EMI, SCI, SPI
• Peripherals: LVD, POR, PWM, WDT
• Number Of I /o: 67
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 3.6 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 144-LQFP
• Processor Series: MMC2114
• Core: M-CORE
• Data Bus Width: 32 bit
• Data Ram Size: 32 KB
• Interface Type: SCI/SPI
• Maximum Clock Frequency: 33 MHz
• Number Of Programmable I/os: 104
• Number Of Timers: 2
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 8-ch x 10-bit
• Controller Family/series: MCORE
• No. Of I/o's: 104
• Ram Memory Size: 32KB
• Cpu Speed: 33MHz
• No. Of Timers: 2
• Embedded Interface Type: SCI, SPI
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

MMC2114 • MMC2113 • MMC2112 — Rev. 1.0
MOTOROLA
BCB4–BCB0
BCA4–BCA0
Freescale Semiconductor, Inc.
01XXX
00000
00001
00010
00100
00101
10000
10001
10010
10100
10101
00011
00110
00111
10011
10110
10111
11000
11001
11010
11011
11100
11101
For More Information On This Product,
11110
11111
Table 22-6. Memory Breakpoint Control Field Settings
JTAG Test Access Port and OnCE
Go to: www.freescale.com
Breakpoint disabled
Qualify match with any access
Qualify match with any instruction access
Qualify match with any data access
Qualify match with any change of flow instruction access
Qualify match with any data write
Qualify match with any data read
Reserved
Reserved
Reserved
Qualify match with any user access
Qualify match with any user instruction access
Qualify match with any user data access
Qualify match with any user change of flow access
Qualify match with any user data write
Qualify match with any user data read
Reserved
Reserved
Qualify match with any supervisor access
Qualify match with any supervisor instruction access
Qualify match with any supervisor data access
Qualify match with any supervisor change of flow access
Qualify match with any supervisor data write
Qualify match with any supervisor data read
Reserved
Description
JTAG Test Access Port and OnCE
Functional Description
Advance Information
593