TMPM330FWFG Toshiba, TMPM330FWFG Datasheet - Page 303
![no-image](/images/manufacturer_photos/0/6/668/toshiba_sml.jpg)
TMPM330FWFG
Manufacturer Part Number
TMPM330FWFG
Description
Microcontrollers (MCU) MCU w/ ARM Cortex-M3 128K FLASH, 8K SRAM
Manufacturer
Toshiba
Specifications of TMPM330FWFG
Processor Series
TX03
Core
ARM Cortex M3
3rd Party Development Tools
MDK-ARM, RL-ARM, ULINK2
Product Summaries
Summary
Lead Free
Yes
Rohs Compatible Product(s)
Available
Rom (kbytes)
128K
Rom Type
Flash
Ram (kbytes)
8K
Number Of Pins
100
Package
LQFP(14×14)
Vcc
3V
Cpu Mhz
40
Ssp (ch) Spi
-
I2c/sio (ch)
3
Uart/sio (ch)
3
Usb
-
Can
-
Ethernet
-
External Bus Interface
-
Cs/wait Controller (ch)
-
Dma Controller
-
10-bit Da Converter
-
10-bit Ad Converter
12
12-bit Ad Converter
-
16-bit Timer / Counter
10
Motor / Igbt Control
-
Real Time Clock
1
Watchdog Timer
Y
Osc Freq Detect
-
Clock Gear
Y
Low-power Hold Function
-
Remote Control Interface
Y
Hardware Cec Controller
Y
Comparators
-
Low-voltage Detector
-
Etm Hardware Trace
4-bit
Lead Free Status / Rohs Status
Details
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 303 of 497
- Download datasheet (4Mb)
13.3.1.3 Preconfiguration
(1)
(2)
Control Register 1 <CECRCR1>, the Receive Control Register 2 <CECRCR2> and the Receive
Control Register 3 <CECRCR3> are required.
can be set simultaneously since every bit in this register corresponds with each address.
The noise cancellation time is configurable with the <CECHNC1:0><CECLNC2:0> bits of the
CECRCR1 register. You can configure the time to detect “1” and “0” respectively.
1:0>=10 (3 samplings) and <CECLNC 2:0>=011 (4 samplings). By cancelling the noise, a signal “1”
shifts to “0” after “0” is sampled four times. The signal “0” shifts to “1” after “1” is sampled three times.
changed from ”1” to “0”, the change is fully recognized if “0”s of the same number as specified in the
<CECLNC> bit are monitored. In the case that the CEC line is changed from ”0” to “1”, the change
is fully recognized if “1”s of the same number as specified in the <CECHNC> bit are sampled.
(Note)
CEC line
Sampling
timing
After noise cancellation
Before receiving data, reception settings to the Logical Address Register <CECADD>, the Receive
Configure logical address assigned to this product to the CECADD register. Multiple addresses
It is considered as noise if “1”s or “0”s of the same number as the specified value are not sampled.
A CEC line is monitored at each rising edge of a sampling clock. In the case that the CEC line is
The following illustrates the operation of a case that a noise cancelling is configured as <CECHNC
Logical Address Configuration
Noise Cancellation Time
CECHNC [1:0] =10 (3 samplings)
CECLNC [2:0] =011 (4 samplings)
A broadcast message is received regardless of the CECADD register setting.
By allocating a logical address of a device to 15, logical “0” is sent as an ACK
response to the broadcast message.
Under development
Page291
TMPM330
Related parts for TMPM330FWFG
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![TMPM 10103](/photos/21/70/217080/4689924_tmb.jpg)
Part Number:
Description:
AC/DC Power Modules
Manufacturer:
TRACOPOWER
Datasheet:
![TMPM 10105](/photos/21/70/217080/4689924_tmb.jpg)
Part Number:
Description:
AC/DC Power Modules
Manufacturer:
TRACOPOWER
Datasheet:
![TMPM 10112](/photos/21/70/217080/4689924_tmb.jpg)
Part Number:
Description:
AC/DC Power Modules
Manufacturer:
TRACOPOWER
Datasheet:
![TMPM 10115](/photos/21/70/217080/4689924_tmb.jpg)
Part Number:
Description:
AC/DC Power Modules
Manufacturer:
TRACOPOWER
Datasheet:
![TMPM 10124](/photos/21/70/217080/4689924_tmb.jpg)
Part Number:
Description:
AC/DC Power Modules
Manufacturer:
TRACOPOWER
Datasheet: