M30845FJGP#U3 Renesas Electronics America, M30845FJGP#U3 Datasheet - Page 449

IC M32C MCU FLASH 512K 144LQFP

M30845FJGP#U3

Manufacturer Part Number
M30845FJGP#U3
Description
IC M32C MCU FLASH 512K 144LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M32C/80r
Datasheets

Specifications of M30845FJGP#U3

Core Processor
M32C/80
Core Size
16/32-Bit
Speed
32MHz
Connectivity
CAN, I²C, IEBus, SIO, UART/USART
Peripherals
DMA, PWM, WDT
Number Of I /o
121
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
24K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 34x10b, D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
M
R
R
25.5 Parallel I/O Mode
e
E
3
. v
J
2
0
C
In parallel I/O mode, the user ROM area and the boot ROM area can be rewritten by a parallel programmer
supporting the M32C/85 Group (M32C/85, M32C/85T). Contact your parallel programmer manufacturer for
more information on the parallel programmer. Refer to the user's manual included with your parallel pro-
grammer for instructions.
25.5.1 Boot ROM Area
25.5.2 ROM Code Protect Function
1
9
0 .
8 /
B
An erase block operation in the boot ROM area is applied to only one 4-Kbyte block. The rewrite control
program in standard serial I/O mode is written in the boot ROM area before shipment. Do not rewrite the
boot ROM area if using the serial programmer.
In parallel I/O mode, the boot ROM area is located in addresses FFF000
address range only if rewriting the boot ROM area. (Do not access addresses other than addresses
FFF000
The ROM code protect function prevents the flash memory from being read and rewritten in parallel I/O
mode. (Refer to 25.2 Functions to Prevent Flash Memory from Rewriting.)
0
1
4
0
3
G
J
6
u
o r
0 -
. l
u
0
1
16
p
, 7
0
1
(
to FFFFFF
2
M
0
3
0
5
2
C
8 /
Page 426
, 4
16
M
3
.)
2
C
f o
8 /
4
4
) T
9
5
16
to FFFFFF
25. Flash Memory Version
16
. Rewrite this