M30845FJGP#U3 Renesas Electronics America, M30845FJGP#U3 Datasheet - Page 250

IC M32C MCU FLASH 512K 144LQFP

M30845FJGP#U3

Manufacturer Part Number
M30845FJGP#U3
Description
IC M32C MCU FLASH 512K 144LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M32C/80r
Datasheets

Specifications of M30845FJGP#U3

Core Processor
M32C/80
Core Size
16/32-Bit
Speed
32MHz
Connectivity
CAN, I²C, IEBus, SIO, UART/USART
Peripherals
DMA, PWM, WDT
Number Of I /o
121
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
24K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 34x10b, D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30845FJGP#U3M30845FJGP
Manufacturer:
TI
Quantity:
18 562
Company:
Part Number:
M30845FJGP#U3M30845FJGP
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
M30845FJGP#U3M30845FJGP
Manufacturer:
RENESAS
Quantity:
8 303
Company:
Part Number:
M30845FJGP#U3
Manufacturer:
MIT
Quantity:
2 367
Company:
Part Number:
M30845FJGP#U3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
R
R
M
e
E
3
. v
J
2
Table 17.20 Register Settings in Special Mode 2
0
i=0 to 4
C
Register
UiTB
UiRB
UiBRG
UiMR
UiC0
UiC1
UiSMR
UiSMR2
UiSMR3
UiSMR4
1
9
0 .
8 /
B
0
1
4
0
3
G
J
6
u
o r
0 -
. l
u
0
1
, 7
0
p
1
7 to 0
7 to 0
OER
7 to 0
SMD2 to SMD0
CKDIR
IOPOL
CLK1, CLK0
CRS
TXEPT
CRD
NCH
CKPOL
UFORM
TE
TI
RE
RI
UiIRS
UiRRM
UiLCH, SCLKSTPB Set to "0"
7 to 0
7 to 0
SSE
CKPH
DINC
NODC
ERR
7 to 5
7 to 0
(
2
M
0
0
3
5
2
C
Bit
8 /
Page 227
, 4
M
3
2
C
f o
8 /
Set transmit data
Received data can be read
Overrun error flag
Set bit rate
Set to "001
Set to "0" in master mode or "1" in slave mode
Set to "0"
Select count source for the UiBRG register
Disabled because the CRD bit is set to "1"
Transfer register empty flag
Set to "1"
Select the output format of the TxDi pin
Clock phase can be set by the combination of the CKPOL bit and the CKPH bit in
the UiSMR3 register
Select either LSB first or MSB first
Set to "1" to enable data transmission and reception
Transfer buffer empty flag
Set to "1" to enable data reception
Reception complete flag
Select what causes the UARTi transmit interrupt to be generated
Set to "1" to enable continuous receive mode
Set to "00
Set to "00
Set to "1"
Clock phase can be set by the combination of the CKPH bit and the CKPOL bit
in the UiC0 register
Set to "0" in master mode or "1" in slave mode
Set to "0"
Fault error flag
Set to "000
Set to "00
4
4
) T
9
5
16
16
16
2
2
"
"
"
"
"
Function
17. Serial I/O (Special Function)

Related parts for M30845FJGP#U3