M30845FJGP#U3 Renesas Electronics America, M30845FJGP#U3 Datasheet - Page 44

IC M32C MCU FLASH 512K 144LQFP

M30845FJGP#U3

Manufacturer Part Number
M30845FJGP#U3
Description
IC M32C MCU FLASH 512K 144LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M32C/80r
Datasheets

Specifications of M30845FJGP#U3

Core Processor
M32C/80
Core Size
16/32-Bit
Speed
32MHz
Connectivity
CAN, I²C, IEBus, SIO, UART/USART
Peripherals
DMA, PWM, WDT
Number Of I /o
121
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
24K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 34x10b, D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30845FJGP#U3M30845FJGP
Manufacturer:
TI
Quantity:
18 562
Company:
Part Number:
M30845FJGP#U3M30845FJGP
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
M30845FJGP#U3M30845FJGP
Manufacturer:
RENESAS
Quantity:
8 303
Company:
Part Number:
M30845FJGP#U3
Manufacturer:
MIT
Quantity:
2 367
Company:
Part Number:
M30845FJGP#U3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
M
R
R
2.2 High-Speed Interrupt Registers
2.3 DMAC-Associated Registers
e
E
3
. v
J
2
0
C
Registers associated with the high-speed interrupt are as follows:
Refer to 11.4 High-Speed Interrupt for details.
Registers associated with DMAC are as follows:
Refer to 13. DMAC for details.
1
9
0 .
8 /
B
- Flag save register (SVF)
- PC save register (SVP)
- Vector register (VCT)
- DMA mode register (DMD0, DMD1)
- DMA transfer count register (DCT0, DCT1)
- DMA transfer count reload register (DRC0, DRC1)
- DMA memory address register (DMA0, DMA1)
- DMA SFR address register (DSA0, DSA1)
- DMA memory address reload register (DRA0, DRA1)
0
1
2.1.8.5 Register Bank Select Flag (B)
2.1.8.6 Overflow Flag (O)
2.1.8.7 Interrupt Enable Flag (I)
2.1.8.8 Stack Pointer Select Flag (U)
2.1.8.9 Processor Interrupt Priority Level (IPL)
2.1.8.10 Reserved Space
4
0
The register bank 0 is selected when the B flag is set to "0". The register bank 1 is selected when this
flag is set to "1".
The O flag is set to "1" when the result of an arithmetic operation overflows; otherwise "0".
The I flag enables a maskable interrupt.
Interrupt is disabled when the I flag is set to "0" and enabled when the I flag is set to "1". The I flag is
set to "0" when an interrupt is acknowledged.
ISP is selected when the U flag is set to "0". USP is selected when this flag is set to "1".
The U flag is set to "0" when a hardware interrupt is acknowledged or the INT instruction of software
interrupt numbers 0 to 31 is executed.
IPL, 3 bits wide, assigns processor interrupt priority levels from level 0 to level 7.
If a requested interrupt has greater priority than IPL, the interrupt is enabled.
When writing to a reserved space, set to "0". When reading, its content is indeterminate.
3
G
J
6
u
o r
0 -
. l
u
0
1
, 7
0
p
1
(
2
M
0
0
3
5
2
C
8 /
Page 21
, 4
M
3
2
C
f o
8 /
4
4
9
) T
5
2. Central Processing Unit (CPU)

Related parts for M30845FJGP#U3