M30845FJGP#U3 Renesas Electronics America, M30845FJGP#U3 Datasheet - Page 423

• Manufacturer Part Number: M30845FJGP#U3
• Description: IC M32C MCU FLASH 512K 144LQFP
• Manufacturer: Renesas Electronics America
• Series: M16C™ M32C/80r

Specifications of M30845FJGP#U3

• Core Processor: M32C/80
• Core Size: 16/32-Bit
• Speed: 32MHz
• Connectivity: CAN, I²C, IEBus, SIO, UART/USART
• Peripherals: DMA, PWM, WDT
• Number Of I /o: 121
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Ram Size: 24K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 5.5 V
• Data Converters: A/D 34x10b, D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 144-LQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

M
R
R
25.3 CPU Rewrite Mode
e
E
3
. v
J
2
Table 25.3 EW Mode 0 and EW Mode 1
NOTES:
0
M
E
F
O
S
p
S
p
S
S
C
a
C
In CPU rewrite mode, the user ROM area can be rewritten when the CPU executes software commands.
The user ROM area can be rewritten with the microcomputer mounted on a board without using a parallel
or serial programmer.
In CPU rewrite mode, only the user ROM area shown in Figure 25.1 can be rewritten. The boot ROM area
cannot be rewritten. The program and block erase commands are executed only for each block in the user
ROM area.
Erase-write (EW) mode 0 and erase-write mode 1 are provided as CPU rewrite mode. Table 25.3 lists
differences between EW mode 0 and EW mode 1.
25.3.1 EW Mode 0
25.3.2 EW Mode 1
1
9
o r
o r
n
a l
a r
p
p
p
f o
P
p
o
0 .
8 /
B
d
a
a
a
1. Do not generate an interrupt (except NMI interrupt) or a DMA transfer.
The microcomputer enters CPU rewrite mode by setting the FMR01 bit in the FMR0 register to "1" (CPU
rewrite mode enabled) and is ready to accept commands. EW mode 0 is selected by setting the FMR11
bit in the FMR1 register to "0". To set the FMR01 bit to "1", set to "1" after first writing "0".
The software commands control programming and erasing. The FMR0 register or the SRD register indi-
cates whether a program or erase operation is completed as expected or not.
EW mode 1 is selected by setting the FMR11 bit to "1" after the FMR01 bit is set to "1". (Both bits must
be set to "0" first before setting to "1".)
The FMR0 register indicates whether or not a program or erase operation has been completed as ex-
pected. The SRD register cannot be read in EW mode 1.
r e
d
s
g
g
U
w t
s
c
c
c
0
e
h
1
a r
a r
E
4
n i
t a
e
e
e
0
S
a
a r
M
a
g
m
m
3
G
n i
e r
a t
w
w
w
J
t f
s
e
6
u
g
h
h
h
r e
e t
c
c
o r
e
m
C
0 -
. l
e
e
c i
a
a
M
O
e r
e r
o
o
u
n
n
P
d
h
0
1
o
m
y r
r u
p
o r
p
, 7
0
b
b
c
d
h t
h t
r e
m
I
e
e
a
n i
1
e
g
S
e t
(
e
e
n
t a
2
a
a r
M
g
p
e
a t
m
n
0
e r
a l
e r
x
b
o i
m
A
e t
3
d
e
0
e
c
n
w
w
u
c
m
2
5
e
R
D
e r
o t
i r
i r
u
C
d
n i
e
e
e t
e t
e t
w
s
g
P
e t
8 /
d
t i r
r t
Page 400
c
c
o r
r o
t c
, 4
t c i
o
o
e t
g
o i
n
n
o i
n
a r
r t
r t
n
M
n
l o
l o
m
3
2
C
m
U
N
R
b
b
•
•
•
•
•
T
t
O
•
•
c
a r
s t i
o
s t i
f o
8 /
h
s
e
o
e
p
S
M
B
U
B
R
E
m
e
n
r e
a
n
m
r e
4
n i
o
o
x
s
f s
d
e
e
n i
n i
4
e
m
e r
o
e
t o
r e
t o
t a
) T
a
R
g
m
9
r e
s
y r
c
a
d
w
h t
h t
e l
O
n i
5
a t
o
u
n
m
R
R
e r
i r
h t
e
e
c -
y r
M
g
e t
d
(
u t
O
O
e t
. e
o
d
e
F
S
h
o t
d
s
M
e
M
h t
. g
a
o t
p i
M
R
e
c
F
x
e r
e r
e
o
R ,
e r
p
a
M
D
a
R
m
a
n
a
g
a
e r
e r
e r
a
0
n
R
A
r t
t s i
e r
o
n
_______
d
E
y
a
a
l o
M
a
0
e r
d
s
g
r e
W
d
o i
, 0
h t
e
s
)
t s i
g
p
p
n
s
b
e
t s i
o r
a
m
F
m
a t
r e
e
m
c
S
M
r e
g
o f
o
o
u t
e
R
d
o
a r
d
R
e r
s
o
e
d
e
, 7
b
0
m
h t
e
y
e r
6
0
b
S
r e
p
m
e
a
g
R
o r
n i
n
t s i
u
h t
5
d
t s
g
g
r e
a
a
a r
F
e
b
n
n
x
M
m
e
d
e
h t
R
c
S
e
u
0
R
e t
7
f
a l
4
d
s
h
U
n i
U
H
e r
n i
p
e r
R
n I
b
R
S
T
c
•
c
•
c
w
•
h t
o
a
a
o r
e
n i
s
h
s
e
e
o
h
w
g
e
R
h t
n
P
n
E
n
a
a
o f
r e
e
r e
a
a
w
e
g
g
t s i
r t
n
i r
n
o r
a r
e
F
d
d
e
b
n
h
e r
e l
e
a r
e r
t o
e t
t o
a
l o
M
R
R
o l
r e
o
v
g
s
r a
h t
u
h t
d
c -
m
w
e
d l
O
O
e
a r
h t
R
k c
s
p
b
c
b
s
a r
e
, r
e
h
i r
s i
r e
o
M
M
o r
e
e
0
l l a
s i
t a t
e
m
s
p i
e t
n
F
F
y
h t
h
s
a t
g
e
e
e r
c
r t
R
s u
M
a
a
s
M
a
a
t e
m
u
m
s i
a r
x
x
o
c
e t
e r
e r
l o
t e
v
g
O
n
e
n
e
R
o
R
m
o
o
n i
m
e r
t s i
d
o t
e
c
o l
c
a
n
a
M
0
p
0
/ I (
d
o t
d
m
u
u
c x
g
r t
g
, 0
b
o r
k c
2
e
e
r e
e t
e t
1 "
O
l o
t s i
a
a
o l
h t
"
E
u l
g
b
n
e r
e
" 1
F
25. Flash Memory Version
d
d
( "
r e
b
k c
W
a r
t i
p
p
d
e
d
d
M
y
o l
a
n i
w
u (
r o
o r
e
n i
m
e r
o c
w
b
R
s
e
k c
p
m
h
n
s t
g
o l
a
a
a r
.
o r
e
w
0
h t
m
o l
b
o
a r
s
k c
n
6
b
i r
b
m
o l
g
d
s
m
k c
e
m
o l
e
e t
t i
e
a r
e
h t
a
c
a
a
F
x
c
e
k c
n
s k
d
n i
c
n
1
e
e
m
c
o
c
M
) d
d
s i
d
o
a
c
m
a t
o
o l
R
m
h
u
n
i w
a
F
a c
n
r o
m
n i
a
k c
e t
0
b
M
r t
m
b
h t
v
n
e l
s
a
l o
) d
e
R
n i
a
n
n
b
d
h t
h t
t o
n
0
(
e
g
d
t i
. )
) 1
d
7
e
x
e
b
h t
s
e
e
s
b
e r
c
e
a t
s t i
u
u
w
e t
e s
e t
i r
n i
d
e t
. d