M30845FJGP#U3 Renesas Electronics America, M30845FJGP#U3 Datasheet - Page 438

IC M32C MCU FLASH 512K 144LQFP

M30845FJGP#U3

Manufacturer Part Number
M30845FJGP#U3
Description
IC M32C MCU FLASH 512K 144LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M32C/80r
Datasheets

Specifications of M30845FJGP#U3

Core Processor
M32C/80
Core Size
16/32-Bit
Speed
32MHz
Connectivity
CAN, I²C, IEBus, SIO, UART/USART
Peripherals
DMA, PWM, WDT
Number Of I /o
121
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
24K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 34x10b, D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30845FJGP#U3M30845FJGP
Manufacturer:
TI
Quantity:
18 562
Company:
Part Number:
M30845FJGP#U3M30845FJGP
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
M30845FJGP#U3M30845FJGP
Manufacturer:
RENESAS
Quantity:
8 303
Company:
Part Number:
M30845FJGP#U3
Manufacturer:
MIT
Quantity:
2 367
Company:
Part Number:
M30845FJGP#U3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
R
R
M
e
E
3
. v
J
2
0
C
25.3.6 Data Protect Function
25.3.7 Status Register (SRD Register)
1
9
0 .
B
8 /
Each block in the flash memory has a nonvolatile lock bit. The lock bit is enabled by setting the FMR02 bit
to "0" (lock bit enabled). The lock bit individually protects (locks) each block against program and erase.
This prevents data from being inadvertently written to or erased from the flash memory.
The lock bit status is set to "0" (locked) by executing the lock bit program command and to "1" (unlocked)
by erasing the block. The lock bit status cannot be set to "1" by any commands.
The lock bit status can be read by the read lock bit status command.
The lock bit function is disabled by setting the FMR02 bit to "1". All blocks are unlocked. However,
individual lock bit status remains unchanged. The lock bit function is enabled by setting the FMR02 bit to
"0". Lock bit status is retained.
If the block erase or erase all unlocked block command is executed while the FMR02 bit is set to "1", the
target block or all blocks are erased regardless of lock bit status. The lock bit status of each block are set
to "1" after an erase operation is completed.
Refer to 25.3.5 Software Commands for details on each command.
The SRD register indicates the flash memory operating state and whether or not an erase or program
operation is completed as expected. The FMR00, FMR06 and FMR07 bits in the FMR0 register indicate
SRD register states.
Table 25.5 shows the SRD register.
In EW mode 0, the SRD register can be read when the followings occur.
0
1
25.3.7.1 Sequencer Status (SR7 and FMR00 Bits )
25.3.7.2 Erase Status (SR5 and FMR07 Bits)
25.3.7.3 Program Status (SR4 and FMR06 Bits)
4
0
• When the lock bit status is set to "0", the block is locked (block is protected against program and erase).
• When the lock bit status is set to "1", the block is not locked (block can be programmed or erased).
• Any even address in the user ROM area is read after writing the read status register command
• Any even address in the user ROM area is read from when the program, block erase, erase all
The sequencer status indicates the flash memory operating state. It is set to "0" while the program,
block erase, erase all unlocked block, lock bit program, or read lock bit status command is being
executed; otherwise, it is set to "1".
Refer to 25.3.8 Full Status Check.
Refer to 25.3.8 Full Status Check.
3
J
G
unlocked block, or lock bit program command is executed until when the read array command is
executed.
6
u
o r
0 -
. l
u
0
1
, 7
0
p
1
(
2
M
0
0
3
5
2
C
8 /
Page 415
, 4
M
3
2
C
f o
8 /
4
4
) T
9
5
25. Flash Memory Version

Related parts for M30845FJGP#U3