MPC561MZP56 Freescale Semiconductor, MPC561MZP56 Datasheet - Page 752

• Manufacturer Part Number: MPC561MZP56
• Description: IC MPU 32BIT 56MHZ PPC 388-PBGA
• Manufacturer: Freescale Semiconductor
• Series: MPC5xxr

Specifications of MPC561MZP56

• Core Processor: PowerPC
• Core Size: 32-Bit
• Speed: 56MHz
• Connectivity: CAN, EBI/EMI, SCI, SPI, UART/USART
• Peripherals: POR, PWM, WDT
• Number Of I /o: 64
• Program Memory Type: ROMless
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 2.5 V ~ 2.7 V
• Data Converters: A/D 32x10b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 388-BGA
• Controller Family/series: POWER 5xx
• No. Of I/o's: 56
• Ram Memory Size: 31KB
• Cpu Speed: 56MHz
• No. Of Timers: 32
• Embedded Interface Type: QSPI, SCI, UART
• No. Of Pwm Channels: 12
• Rohs Compliant: No
• Processor Series: MPC5xx
• Core: PowerPC
• Data Bus Width: 32 bit
• Data Ram Size: 32 KB
• Interface Type: CAN, JTAG, QSPI, SCI, SPI, UART
• Maximum Clock Frequency: 40 MHz
• Number Of Programmable I/os: 56
• Number Of Timers: 22
• Operating Supply Voltage: 2.6 V to 5 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 2 (10 bit, 32 Channel)
• For Use With: MPC564EVB - KIT EVAL FOR MPC561/562/563/564
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Program Memory Size: -
• Lead Free Status / Rohs Status: No

Modular Input/Output Subsystem (MIOS14)
17.8.1
17-20
•
•
•
Counter Clock
Programmable 16-bit modulus up-counter with a built-in programmable 8-bit prescaler clocked by
MCPSM
Maximum increment frequency of the counter:
— clocked by the internal MCPSM output: f
— clocked by the external signal: f
Flag setting and possible interrupt generation on overflow of the up-counter register
Modulus Value
Two’s Complement
MMCSM Features
signal (MMCnL)
signal (MMCnC)
Modulus Load
Clock input
0xFFFF
PINC
PINC
PINL
8-bit Prescale
Mod.Register
EDGN
CP7 - CP0
8-bit Clock
Prescaler
Detect
Edge
Figure 17-11. MMCSM Modulus Up-Counter
MPC561/MPC563 Reference Manual, Rev. 1.2
Figure 17-10. MMCSM Block Diagram
EDGP
Edge
Detect
CLS0
SYS
Select
Clock
/ 4
CLS1
Enable
MMCSMCNT
Clock
MMCSMML
Load
SYS
FREN
Control
Load
/ 2
Clock
Counter Reload
16-bit Up-Counter Reg.
16-bit Counter Bus
16-bit Modulus
Latch Reg.
Overflow
MIOB
Request Bus
Flag
Freescale Semiconductor