HFC-S2M Cologne Chip AG, HFC-S2M Datasheet - Page 237
HFC-S2M
Manufacturer Part Number
HFC-S2M
Description
Isdn HDLC Fifo Controller With Primary Rate Interface
Manufacturer
Cologne Chip AG
Datasheet
1.HFC-S2M.pdf
(272 pages)
- Current page: 237 of 272
- Download datasheet (3Mb)
March 2003 (rev. A)
HFC-E1
R_IRQ_CTRL
Interrupt control register
0
2..1
3
4
7..5
Bits
0
0
0
Value
Reset
Name
V_FIFO_IRQ
(reserved)
V_GLOB_IRQ_EN
V_IRQ_POL
(reserved)
Clock, reset, interrupt, timer and watchdog
(write only)
Data Sheet
Description
FIFO interrupt
’0’ = FIFO interrupts disabled
’1’ = FIFO interrupts enabled
Must be ’00’.
Global interrupt signal enable (pin 197)
’0’ = disable
’1’ = enable
Polarity of interrupt signal
’0’ = low active signal
’1’ = high active signal
Must be ’000’.
Cologne
Chip
237 of 272
0x13
Related parts for HFC-S2M
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Isdn S/t HDLC Basic Rate Controller
Manufacturer:
Cologne Chip AG
Datasheet:
Part Number:
Description:
Isdn S/t HDLC Basic Rate Controller
Manufacturer:
Cologne Chip AG
Datasheet:
Part Number:
Description:
Isdn HDLC Fifo Controller With 8 (4) Integrated S/t Interfaces
Manufacturer:
Cologne Chip AG
Datasheet:
Part Number:
Description:
Isdn S/t HDLC Basic Rate Controller
Manufacturer:
Cologne Chip AG
Datasheet:
Part Number:
Description:
Isdn S/t HDLC Basic Rate Controller
Manufacturer:
Cologne Chip AG
Datasheet:
Part Number:
Description:
Isdn S/t HDLC Basic Rate Controller
Manufacturer:
Cologne Chip AG
Datasheet:
Part Number:
Description:
Manufacturer:
Cologne Chip AG
Datasheet:
Part Number:
Description:
Isdn HDLC Basic Rate Controller
Manufacturer:
Cologne Chip AG
Datasheet: