HFC-S2M Cologne Chip AG, HFC-S2M Datasheet - Page 163

no-image

HFC-S2M

Manufacturer Part Number
HFC-S2M
Description
Isdn HDLC Fifo Controller With Primary Rate Interface
Manufacturer
Cologne Chip AG
Datasheet
March 2003 (rev. A)
HFC-E1
R_TX_FR1
E1 time slot 0 configuration, register 1
This register is only used if V_TRP_SL0 of the register R_TX_FR2 is not
set.
0
1
2
7..3
Bits
0
0
0
0
Value
Reset
V_TX_SA
Name
V_TX_FAS
V_TX_NFAS
V_TX_RAL
(write only)
E1 interface
Data Sheet
Description
Ë ´
This bit is only used in doubleframe format.
Ë ´Æ
Remote alarm bit
’0’ = normal operation
’1’ = remote alarm bit generated from the state
machine is fixed to ’1’.
Ë
. . . Ë
˵ bit
˵ bit
bits
Cologne
Chip
163 of 272
0x2D

Related parts for HFC-S2M