IP-AGX-PCIE/4 Altera, IP-AGX-PCIE/4 Datasheet - Page 30

IP CORE - PCI Express X1 And X4 Lanes For Arria GX

IP-AGX-PCIE/4

Manufacturer Part Number
IP-AGX-PCIE/4
Description
IP CORE - PCI Express X1 And X4 Lanes For Arria GX
Manufacturer
Altera
Datasheet

Specifications of IP-AGX-PCIE/4

Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
2–4
PCI Express Compiler User Guide
Table 2–2. PCI Registers (Part 2 of 2)
11. Click Next to display the Capabilities page.
Table 2–3. Capabilities Parameters
PCI Base Registers (Type 0 Configuration Space)
Vendor ID
Subsystem vendor ID
Class code
Tags supported
Implement completion timeout disable
Implement advanced error reporting
MSI messages requested
Link common clock
Data link layer active reporting
Surprise down reporting
Link port number
Enable slot capability
Slot capability register
Implement MSI-X
Pending Bit Array (PBA)
for the Capabilities parameters.
Completion timeout range
Implement ECRC check
Implement ECRC generation
Implement ECRC forwarding
MSI message 64–bit address capable
Table size
Offset
BAR indicator (BIR)
Offset
BAR Indicator
Parameter
Device Capabilities
0xFF0000
MSI-X Capabilities
Link Capabilities
0x1172
0x5BDE
Slot Capabilities
MSI Capabilities
Error Reporting
Table 2–3
32
Turn this option On
ABCD
Off
Off
Off
Off
4
On
On
Off
Off
0x01
Off
0x0000000
Off
0x000
0x00000000
0
0x00000000
0
provides the correct settings
December 2010 Altera Corporation
Parameterize the PCI Express
Chapter 2: Getting Started
Value

Related parts for IP-AGX-PCIE/4