IP-AGX-PCIE/4 Altera, IP-AGX-PCIE/4 Datasheet - Page 203
IP-AGX-PCIE/4
Manufacturer Part Number
IP-AGX-PCIE/4
Description
IP CORE - PCI Express X1 And X4 Lanes For Arria GX
Manufacturer
Altera
Datasheet
1.IP-AGX-PCIE1.pdf
(362 pages)
Specifications of IP-AGX-PCIE/4
Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
- Current page: 203 of 362
- Download datasheet (7Mb)
Chapter 12: Error Handling
Transaction Layer Errors
Transaction Layer Errors
Table 12–4. Errors Detected by the Transaction Layer (Part 1 of 3)
December 2010 Altera Corporation
Poisoned TLP received
ECRC check failed
Unsupported request for
endpoints
Unsupported requests for
root port
Error
(1)
Table 12–4
detected
Uncorrectable
(non-fatal)
Uncorrectable
(non-fatal)
Uncorrectable
(non-fatal)
Uncorrectable fatal
describes errors detected by the transaction layer. Poisoned TLPs are
Type
This error occurs if a received transaction layer packet has the EP poison
bit set.
The received TLP is passed to the application and the application layer
logic must take appropriate action in response to the poisoned TLP. In
PCI Express 1.1, this error is treated as an advisory error. Refer to
“2.7.2.2 Rules for Use of Data Poisoning” in the
Specification 2.0
This error is caused by an ECRC check failing despite the fact that the
transaction layer packet is not malformed and the LCRC check is valid.
The IP core handles this transaction layer packet automatically. If the
TLP is a non-posted request, the IP core generates a completion with
completer abort status. In all cases the TLP is deleted in the IP core and
not presented to the application layer.
This error occurs whenever a component receives any of the following
unsupported requests:
■
■
■
■
■
■
■
■
■
If the TLP is a non-posted request, the IP core generates a completion
with unsupported request status. In all cases the TLP is deleted in the IP
core and not presented to the application layer.
This error occurs whenever a component receives an unsupported
request including:
■
■
■
■
Type 0 configuration requests for a non-existing function.
Completion transaction for which the requester ID does not match the
bus/device.
Unsupported message.
A type 1 configuration request transaction layer packet for the TLP
from the PCIe link.
A locked memory read (MEMRDLK) on native endpoint.
A locked completion transaction.
A 64-bit memory transaction in which the 32 MSBs of an address are
set to 0.
A memory or I/O transaction for which there is no BAR match.
A poisoned configuration write request (CfgWr0)
Unsupported message
A type 0 configuration request TLP
A 64-bit memory transaction which the 32 MSBs of an address are
set to 0.
A memory transaction that does not match a Windows address
for more information about poisoned TLPs.
Description
PCI Express Compiler User Guide
PCI Express Base
12–3
Related parts for IP-AGX-PCIE/4
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP CORE - X1 Lane PCI Express For Arria GX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: