IP-AGX-PCIE/4 Altera, IP-AGX-PCIE/4 Datasheet - Page 192
IP-AGX-PCIE/4
Manufacturer Part Number
IP-AGX-PCIE/4
Description
IP CORE - PCI Express X1 And X4 Lanes For Arria GX
Manufacturer
Altera
Datasheet
1.IP-AGX-PCIE1.pdf
(362 pages)
Specifications of IP-AGX-PCIE/4
Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
- Current page: 192 of 362
- Download datasheet (7Mb)
10–2
PCI Express Compiler User Guide
Figure 10–2
vector enable bit. A global application interrupt enable can also be implemented
instead of this per vector MSI.
Figure 10–2. Example Implementation of the MSI Handler Block
There are 32 possible MSI messages. The number of messages requested by a
particular component does not necessarily correspond to the number of messages
allocated. For example, in
allocated two. In this case, you must design the application layer to use only two
allocated messages.
Figure 10–3. MSI Request Example
Figure 10–4
in
is one clock cycle.
Figure
Vector 1
Vector 0
10–3. The minimum latency possible between app_msi_req and app_msi_ack
illustrates a possible implementation of the MSI handler block with a per
illustrates the interactions among MSI interrupt signals for the root port
app_int_sts0
app_int_sts1
8 Requested
2 Allocated
Endpoint
R/W
R/W
app_int_en0
app_int_en1
Figure
10–3, the endpoint requests eight MSIs but is only
Root Complex
Root
Port
app_msi_req0
app_msi_req1
Interrupt Register
app_int_sts
Interrupt
Block
Arbitration
MSI
December 2010 Altera Corporation
msi_enable & Master Enable
app_msi_ack
app_msi_req
CPU
Chapter 10: Interrupts
MSI Interrupts
Related parts for IP-AGX-PCIE/4
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP CORE - X1 Lane PCI Express For Arria GX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: