HD64F7047F50V Renesas Electronics America, HD64F7047F50V Datasheet - Page 437

IC H8 MCU FLASH 256K 100TQFP

HD64F7047F50V

Manufacturer Part Number
HD64F7047F50V
Description
IC H8 MCU FLASH 256K 100TQFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7047r
Datasheets

Specifications of HD64F7047F50V

Core Processor
SH-2
Core Size
32-Bit
Speed
50MHz
Connectivity
CAN, SCI
Peripherals
POR, PWM, WDT
Number Of I /o
53
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
12K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 16x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
100-TQFP, 100-VQFP
Package
100PQFP
Family Name
SuperH
Maximum Speed
50 MHz
Operating Supply Voltage
5 V
Data Bus Width
32 Bit
Number Of Programmable I/os
53
Interface Type
CAN/SCI
On-chip Adc
16-chx10-bit
Number Of Timers
7
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F7047F50V
Manufacturer:
PANJIT
Quantity:
30 000
Part Number:
HD64F7047F50V
Manufacturer:
RENESAS
Quantity:
386
Part Number:
HD64F7047F50V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F7047F50V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
HD64F7047F50V
Quantity:
2 070
access (mm) of the previous multiplier type instruction, the bus cycle of the MA is extended until
the mm ends. The extended MA becomes a single slot.
The ID of the instruction following a double-length instruction also stalls until one slot later.
Multiplier type instructions and instructions that access the multiply and accumulate calculation
registers have MA stages, so they also contend with IFs. Figure 7.18 shows an example of
multiplier access contention, but it does not address MA and IF contention.
7.2.4
When an instruction that will store the result of a DSP operation instruction is written immediately
after the DSP operation instruction is executed, the execution will be too late. To prevent this, a
stall cycle is inserted. For more information, see section 4.17.2, Single Data Transfers.
Figure 7.18 Example of Multiplier Access Contention—MAC.L and MAC.L Instructions
Next instruction
Contention between Memory Stores and DSP Operations
MAC.L
MAC.L
Slot
IF
ID
IF
EX
MA
ID
IF
MA
EX
mm
MA
ID
mm
EX
M
Rev. 5.00 Jun 30, 2004 page 421 of 512
mm mm
A
Section 7 Pipeline Operation
mm
MA
REJ09B0171-0500O
mm
...
mm mm

Related parts for HD64F7047F50V