MPC8544COMEDEV Freescale Semiconductor, MPC8544COMEDEV Datasheet - Page 755

no-image

MPC8544COMEDEV

Manufacturer Part Number
MPC8544COMEDEV
Description
KIT DEV EXPRESS MPC8544COM
Manufacturer
Freescale Semiconductor
Type
MPUr
Datasheets

Specifications of MPC8544COMEDEV

Contents
Board
For Use With/related Products
MPC8544
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
4
15.5.3
This section provides a detailed description of all the eTSEC registers. Because all of the eTSEC registers
are 32 bits wide, only 32-bit register accesses are supported.
15.5.3.1
This section describes general control and status registers used for both transmitting and receiving Ethernet
frames. All of the registers are 32 bits wide.
15.5.3.1.1
The controller ID register (TSEC_ID) is a read-only register. The TSEC_ID register is used to identify the
eTSEC block and revision.
Table 15-9
Freescale Semiconductor
Offset eTSEC1:0x2_4000; eTSEC3:0x2_5000
16–23
24–31
0–15
eTSEC3 has the same memory-mapped registers that are described for eTSEC1 from 0x 2_4000 to 0x2_4FFF, except the
offsets are from 0x 2_5000 to 0x2_5FFF.
Bits
W
R
0
TSEC_REV_MN Value identifies the minor revision of the eTSEC.
TSEC_REV_MJ
describes the fields of the TSEC_ID register.
TSEC_ID
Memory-Mapped Register Descriptions
Name
eTSEC General Control and Status Registers
MPC8544E PowerQUICC III Integrated Host Processor Family Reference Manual, Rev. 1
Controller ID Register (TSEC_ID)
Value identifying the eTSEC (10/100/1000 Ethernet MAC).
0124 Unique identifier for eTSEC with 8 Rx and 8 Tx BD rings.
Value identifies the major revision of the eTSEC.
00 Initial revision
TSEC_ID
Table 15-5. TSEC_ID Field Descriptions
Figure 15-2. TSEC_ID Register
15 16
Description
TSEC_REV_MJ
Enhanced Three-Speed Ethernet Controllers
23 24
TSEC_REV_MN
Access: Read only
15-23
31

Related parts for MPC8544COMEDEV