MPC8544COMEDEV Freescale Semiconductor, MPC8544COMEDEV Datasheet - Page 46

• Manufacturer Part Number: MPC8544COMEDEV
• Description: KIT DEV EXPRESS MPC8544COM
• Manufacturer: Freescale Semiconductor
• Type: MPUr

Specifications of MPC8544COMEDEV

• Contents: Board
• For Use With/related Products: MPC8544
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Figure
Number
5-9
5-10
6-1
6-2
6-3
6-4
6-5
6-6
6-7
6-8
6-9
6-10
6-11
6-12
6-13
6-14
6-15
6-16
6-17
6-18
6-19
6-20
6-21
6-22
6-23
6-24
6-25
6-26
6-27
6-28
6-29
6-30
6-31
6-32
6-33
6-34
6-35
6-36
6-37
6-38
6-39
xlvi
Effective-to-Real Address Translation Flow......................................................................... 5-24
Effective-to-Real Address Translation Flow (e500v2) ......................................................... 5-25
Core Register Model ............................................................................................................... 6-2
Integer Exception Register (XER) .......................................................................................... 6-8
Condition Register (CR) ......................................................................................................... 6-9
Link Register (LR) ................................................................................................................ 6-11
Count Register (CTR) ........................................................................................................... 6-11
Machine State Register (MSR) ............................................................................................. 6-11
Processor ID Register (PIR).................................................................................................. 6-13
Processor Version Register (PVR) ........................................................................................ 6-13
System Version Register (SVR)............................................................................................ 6-14
Timer Control Register (TCR) .............................................................................................. 6-14
Timer Status Register (TSR) ................................................................................................. 6-15
Time Base Upper/Lower Registers (TBU/TBL)................................................................... 6-16
Decrementer Register (DEC) ................................................................................................ 6-16
Decrementer Auto-Reload Register (DECAR)..................................................................... 6-17
Save/Restore Register 0 (SRR0) ........................................................................................... 6-17
Save/Restore Register 1 (SRR1) ........................................................................................... 6-17
Critical Save/Restore Register 0 (CSRR0) ........................................................................... 6-17
Critical Save/Restore Register 1 (CSRR1) ........................................................................... 6-18
Data Exception Address Register (DEAR) ........................................................................... 6-18
Interrupt Vector Prefix Register (IVPR) ............................................................................... 6-18
Interrupt Vector Offset Registers (IVORn) ........................................................................... 6-18
Exception Syndrome Register (ESR).................................................................................... 6-19
Machine Check Save/Restore Register 0 (MCSRR0)........................................................... 6-20
Machine Check Save/Restore Register 1 (MCSRR1)........................................................... 6-20
Machine Check Address Register (MCAR).......................................................................... 6-21
Machine Check Address Register Upper (MCARU)............................................................ 6-21
Machine Check Syndrome Register (MCSR) ....................................................................... 6-21
Software-Use SPRs (SPRG0–SPRG7 and USPRG0)........................................................... 6-22
Branch Buffer Entry Address Register (BBEAR) ................................................................ 6-23
Branch Buffer Target Address Register (BBTAR)................................................................ 6-23
Branch Unit Control and Status Register (BUCSR) ............................................................. 6-24
Hardware Implementation-Dependent Register 0 (HID0).................................................... 6-25
Hardware Implementation-Dependent Register 1 (HID1).................................................... 6-26
L1 Cache Control and Status Register 0 (L1CSR0).............................................................. 6-28
L1 Cache Control and Status Register 1 (L1CSR1).............................................................. 6-29
L1 Cache Configuration Register 0 (L1CFG0)..................................................................... 6-30
L1 Cache Configuration Register 1 (L1CFG1)..................................................................... 6-31
Process ID Registers (PID0–PID2)....................................................................................... 6-32
MMU Control and Status Register 0 (MMUCSR0) ............................................................. 6-32
MPC8544E PowerQUICC III Integrated Host Processor Family Reference Manual, Rev. 1
Figures
Title
Freescale Semiconductor
Number
Page