MPC8544COMEDEV Freescale Semiconductor, MPC8544COMEDEV Datasheet - Page 1176

no-image

MPC8544COMEDEV

Manufacturer Part Number
MPC8544COMEDEV
Description
KIT DEV EXPRESS MPC8544COM
Manufacturer
Freescale Semiconductor
Type
MPUr
Datasheets

Specifications of MPC8544COMEDEV

Contents
Board
For Use With/related Products
MPC8544
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Global Utilities
19.4.1.5
PORDBGMSR, shown in
described in
Configuration,”
Table 19-8
19.4.1.6
Figure 19-6
19-10
7–31
Bits
0–4
Offset 0xE_0014
Reset n 0 0 0 n n n n 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
5
6
Offset 0xE_0010
Reset 0 0 0 0
W
R
W
R
MEM_SEL Memory select. Indicates which controller is driving MSRCID[0:4] and MDVAL.
DDR_DBG DDR debug configuration
0
0
Name
describes the bit settings of PORDBGMSR.
describes the bit settings of PORDEVSR2.
Section 4.4.3.20, “Memory Debug Configuration,” Section 4.4.3.21, “DDR Debug
POR Debug Mode Status Register (PORDBGMSR)
POR Device Status Register 2 (PORDEVSR2)
MPC8544E PowerQUICC III Integrated Host Processor Family Reference Manual, Rev. 1
and
Reserved
0 Local bus controller is driving debug information
1 DDR SDRAM controller is driving debug information
0 SourceID and data valid information is being driven on ECC pins of DDR SDRAM interface
1 Normal mode. ECC information is being driven on ECC pins of DDR SDRAM interface
Reserved
Section 4.4.3.22, “PCI Debug Configuration.”
Figure 19-5. POR Debug Mode Status Register (PORDBGMSR)
0
4
Figure 19-6. POR Device Status Register 2 (PORDEVSR2)
Figure
Table 19-8. PORDBGMSR Field Descriptions
MEM_SEL
19-5, holds debug mode settings from the POR configuration pins as
n
5
DDR_DBG
6
n
Description
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
7
25
SEC_CFG
Freescale Semiconductor
26
n
Access: Read Only
Access: Read Only
27
1 1 1 n n
31
31

Related parts for MPC8544COMEDEV