HD64F2612FA20 Renesas Electronics America, HD64F2612FA20 Datasheet - Page 311

IC H8S MCU FLASH 128K 80QFP

HD64F2612FA20

Manufacturer Part Number
HD64F2612FA20
Description
IC H8S MCU FLASH 128K 80QFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2600r
Datasheets

Specifications of HD64F2612FA20

Core Processor
H8S/2600
Core Size
16-Bit
Speed
20MHz
Connectivity
CAN, SCI
Peripherals
POR, PWM, WDT
Number Of I /o
43
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 12x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
80-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F2612FA20
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD64F2612FA20J
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
11.8.2
Table 11.4 shows the pin configuration of the POE circuit.
Table 11.4 Pin Configuration
Name
Port output enable input pins
11.8.3
The POE circuit has the following registers. The ICSR registers are initialized by a reset or in
hardware standby mode. However, they are not initialized in software standby mode or sleep mode
and retain their previous values. For details on register addresses, refer to appendix A, On-Chip
I/O Register.
• Input level control/status register (ICSR)
• POE pin control register (POEPC)
Input Level Control/Status Register (ICSR): The input level control/status register (ICSR) is a
16-bit readable/writable register that selects the input mode for pins POE0 to POE3, controls
enabling or disabling of interrupts, and holds status information.
Bit
15
POE3F
Bit Name
Register Descriptions
Input/Output Pins
Initial Value
0
Abbreviation
POE0 to POE3
R/W
R/(W) *
Description
POE3 Flag
Indicates that a high impedance request has been
input to the POE3 pin.
[Clearing condition]
[Setting condition]
When 0 is written to POE3F after reading POE3F
= 1
When the input set by bits 6 and 7 of ICSR
occurs at the POE3 pin
I/O
Input
Section 11 Motor Management Timer (MMT)
Rev. 7.00 Sep. 11, 2009 Page 275 of 566
Function
Input request signals for placing
MMT’s output pins in high-impedance
state
REJ09B0211-0700

Related parts for HD64F2612FA20