DK-DEV-4SGX230N Altera, DK-DEV-4SGX230N Datasheet - Page 913
DK-DEV-4SGX230N
Manufacturer Part Number
DK-DEV-4SGX230N
Description
KIT DEVELOPMENT STRATIX IV
Manufacturer
Altera
Series
Stratix® IVr
Type
FPGAr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.DK-DEV-4SGX230N.pdf
(2 pages)
4.DK-DEV-4SGX530N.pdf
(57 pages)
Specifications of DK-DEV-4SGX230N
Contents
Development Board, Universal Power Supply, Cables and Software
Silicon Manufacturer
Altera
Core Architecture
FPGA
Core Sub-architecture
Stratix
Silicon Core Number
EP4S
Silicon Family Name
Stratix IV GX
Rohs Compliant
Yes
For Use With/related Products
EP4SGX230K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2594
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DK-DEV-4SGX230N
Manufacturer:
Altera
Quantity:
135
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- DK-DEV-4SGX230N PDF datasheet #3
- DK-DEV-4SGX530N PDF datasheet #4
- Current page: 913 of 1154
- Download datasheet (32Mb)
Chapter 5: Dynamic Reconfiguration in Stratix IV Devices
Dynamic Reconfiguration Modes Implementation
February 2011 Altera Corporation
1
1
When the device powers up, the dynamic reconfiguration controller initiates offset
cancellation on the receiver channel by disconnecting the receiver input pins from the
receiver data path. It also sets the receiver CDR into a fixed set of dividers to
guarantee a voltage controlled oscillator (VCO) clock rate within the range necessary
to provide proper offset cancellation. Subsequently, the offset cancellation process
goes through different states and culminates in the offset cancellation of the receiver
buffer and receiver CDR. After offset cancellation is complete, the user divider
settings are restored.
The dynamic reconfiguration controller sends and receives data to the transceiver
channel through the reconfig_togxb and reconfig_fromgxb signals. You must
connect these signals between the ALTGX_RECONFIG instance and the ALTGX
instance. You must also set the What is the number of channels controlled by the
reconfig controller? option in the Reconfiguration settings screen of the
ALTGX_RECONFIG MegaWizard Plug-In Manager. For more information, refer to
“Total Number of Channels Option in the ALTGX_RECONFIG Instance” on
page
The Use 'logical_channel_address' port for Analog controls reconfiguration option
in the Analog controls screen of the ALTGX_RECONFIG MegaWizard Plug-In
Manager is not applicable for the receiver offset cancellation process.
If the design does not require PMA controls reconfiguration and uses optimum logic
element (LE) resources, you can connect all the ALTGX instances in the design to a
single dynamic reconfiguration controller (ALTGX_RECONFIG instance).
The gxb_powerdown signal must not be asserted during the offset cancellation
sequence.
To understand the impact on system start-up when you control all the transceiver
channels using a single dynamic reconfiguration controller, refer to
Reconfiguration Duration” on page
ALTGX_RECONFIG Instance Signals Transition during Offset Cancellation
Consider that the design has ALTGX instances with channels of both Transmitter
only and Receiver only configurations. You must include the Transmitter only
channels while setting the What is the starting channel number? option in the
ALTGX instance and setting the What is the number of channels controlled by the
reconfig controller? option in the ALTGX_RECONFIG instance for receiver offset
cancellation.
■
■
■
After the device powers up, the busy signal remains low for the first reconfig_clk
clock cycle.
The busy signal then gets asserted for the second reconfig_clk clock cycle when
the dynamic reconfiguration controller initiates the offset cancellation process.
The de-assertion of the busy signal indicates the successful completion of the offset
cancellation process.
5–10.
5–89.
Stratix IV Device Handbook Volume 2: Transceivers
“PMA Controls
5–67
Related parts for DK-DEV-4SGX230N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: