DK-DEV-4SGX230N Altera, DK-DEV-4SGX230N Datasheet - Page 759
![KIT DEVELOPMENT STRATIX IV](/photos/28/41/284156/dk-dev-4sgx230n_sml.jpg)
DK-DEV-4SGX230N
Manufacturer Part Number
DK-DEV-4SGX230N
Description
KIT DEVELOPMENT STRATIX IV
Manufacturer
Altera
Series
Stratix® IVr
Type
FPGAr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.DK-DEV-4SGX230N.pdf
(2 pages)
4.DK-DEV-4SGX530N.pdf
(57 pages)
Specifications of DK-DEV-4SGX230N
Contents
Development Board, Universal Power Supply, Cables and Software
Silicon Manufacturer
Altera
Core Architecture
FPGA
Core Sub-architecture
Stratix
Silicon Core Number
EP4S
Silicon Family Name
Stratix IV GX
Rohs Compliant
Yes
For Use With/related Products
EP4SGX230K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2594
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DK-DEV-4SGX230N
Manufacturer:
Altera
Quantity:
135
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- DK-DEV-4SGX230N PDF datasheet #3
- DK-DEV-4SGX530N PDF datasheet #4
- Current page: 759 of 1154
- Download datasheet (32Mb)
Chapter 3: Configuring Multiple Protocols and Data Rates in Stratix IV Devices
Sharing CMU PLLs
Sharing CMU PLLs
February 2011 Altera Corporation
Calibration Clock and Power Down
Multiple Channels Sharing a CMU PLL
f
f
1
For more information about connecting these ports to the dynamic reconfiguration
controller, refer to the “Connecting the ALTGX and ALTGX_RECONFIG Instances”
section of the
Each calibration block in a Stratix IV GX and GT device is shared by multiple
transceiver blocks.
If your design uses multiple transceiver blocks, depending on the transceiver banks
selected, you must connect the cal_blk_clk and cal_blk_powerdown ports of all
channel instances to the same input pin or logic.
For more information about the calibration block and transceiver banks that are
connected to a specific calibration block, refer to the “Calibration Blocks” section in
the
Asserting the cal_blk_powerdown port affects calibration on all transceiver channels
connected to the calibration block.
When you create multiple transceiver channel instances using CMU PLLs and intend
to combine these instances in the same transceiver block, the Quartus II software
checks whether a single CMU PLL can be used to provide clock outputs for the
transmitter side of the channel instances. If a single CMU PLL is not sufficient, the
Quartus II software attempts to combine the channel instances using two CMU PLLs.
Otherwise, the Quartus II software issues a Fitter error.
The following two sections describes the ALTGX instance requirements to enable the
Quartus II software to share the CMU PLL.
To enable the Quartus II software to share the same CMU PLL for multiple channels,
the following parameters in the channel instantiations must be identical:
■
■
■
■
■
■
■
“Base data rate” (the CMU PLL is configured for this data rate)
CMU PLL bandwidth setting
Reference clock frequency
Input reference clock pin
pll_powerdown port of the ALTGX instances must be driven from the same logic
GXB_TX_PLL_Reconfig_Group assignment (refer to
If the selected functional mode in one instance is (OIF) CEI Phy Interface or PCIe,
the other instance must have the same functional mode to share the CMU PLL. For
example, if you have two channels, one configured in Basic mode and the other
configured in (OIF) CEI Phy Interface mode at the same data rate, the Quartus II
software does not share the same PLL because the internal parameters for these
two functional modes are different.
Transceiver Architecture in Stratix IV Devices
Dynamic Reconfiguration in Stratix IV Devices
chapter.
Stratix IV Device Handbook Volume 2: Transceivers
Table 3–14 on page
chapter.
3–42)
3–5
Related parts for DK-DEV-4SGX230N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-DEV-2AGX125N](/photos/28/41/284154/dk-dev-2agx125n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
![DK-DEV-3CLS200N](/photos/9/24/92409/dk-dev-3cls200n_tmb.jpg)
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SE530N](/photos/28/41/284157/dk-dev-4se530n_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
![DK-DEV-2AGX260N](/photos/28/41/284175/dk-dev-2agx260n_tmb.jpg)
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
![DK-DEV-5M570ZN](/photos/18/31/183180/dk-dev-5m570zn_tmb.jpg)
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
![DK-DEV-5SGXEA7/ES](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
![DK-DEV-3SL150N](/photos/9/20/92079/dk-dev-3sl150n_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
![DK-DEV-1AGX60N](/photos/9/31/93181/mfgdk-dev-1agx60n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
![DK-DEV-4CGX150N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SGX530N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: