DK-DEV-4SGX230N Altera, DK-DEV-4SGX230N Datasheet - Page 716
![KIT DEVELOPMENT STRATIX IV](/photos/28/41/284156/dk-dev-4sgx230n_sml.jpg)
DK-DEV-4SGX230N
Manufacturer Part Number
DK-DEV-4SGX230N
Description
KIT DEVELOPMENT STRATIX IV
Manufacturer
Altera
Series
Stratix® IVr
Type
FPGAr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.DK-DEV-4SGX230N.pdf
(2 pages)
4.DK-DEV-4SGX530N.pdf
(57 pages)
Specifications of DK-DEV-4SGX230N
Contents
Development Board, Universal Power Supply, Cables and Software
Silicon Manufacturer
Altera
Core Architecture
FPGA
Core Sub-architecture
Stratix
Silicon Core Number
EP4S
Silicon Family Name
Stratix IV GX
Rohs Compliant
Yes
For Use With/related Products
EP4SGX230K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2594
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DK-DEV-4SGX230N
Manufacturer:
Altera
Quantity:
135
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- DK-DEV-4SGX230N PDF datasheet #3
- DK-DEV-4SGX530N PDF datasheet #4
- Current page: 716 of 1154
- Download datasheet (32Mb)
2–44
Figure 2–25. Receiver Datapath Clocking in x4 Bonded Channel Configuration with Deskew FIFO
Note to
(1) The red lines represent the FPGA fabric-Transceiver interface clock, the green lines represent the low-speed parallel clock, the dark red lines
Stratix IV Device Handbook Volume 2: Transceivers
represent the Ch0 parallel recovered clock, and the blue lines represent the serial recovered clock.
Figure
2–25:
rx_coreclk[2]
rx_coreclk[1]
rx_coreclk[0]
rx_coreclk[3]
FPGA
Fabric
FPGA Fabric-Transceiver
Interface Clock
XAUI functional mode has ×4 bonded channel configuration with deskew FIFO.
Figure 2–25
configurations with deskew FIFO.
In ×4 bonded channel configurations with deskew FIFO, the CDR in each receiver
channel recovers the serial clock from the received data. The serial recovered clock is
divided within each channel’s receiver PMA to generate the parallel recovered clock.
The deserializer uses the serial recovered clock in the receiver PMA. The parallel
recovered clock and deserialized data is forwarded to the receiver PCS in each
channel.
coreclkout
x4 Bonded Channel Configuration with Deskew FIFO
hard IP
hard IP
hard IP
hard IP
PCIe
PCIe
PCIe
PCIe
/2
Reference
Reference
Clock
Clock
Input
Input
shows the receiver datapath clocking in ×4 channel bonding
Interface
Interface
Interface
Interface
PIPE
PIPE
PIPE
PIPE
Compensation
Compensation
Compensation
Compensation
RX Phase
RX Phase
RX Phase
RX Phase
CMU1 PLL
FIFO
FIFO
CMU0 PLL
FIFO
FIFO
Ordering
Ordering
Ordering
Ordering
Byte
Byte
Byte
Byte
Divider
CMU1
Clock
Divider
Serializer
Serializer
CMU0
Serializer
Clock
Serializer
Byte
/2
Byte
/2
Byte
/2
De-
De-
Byte
De-
De-
/2
Low-Speed Parallel Clock from CMU0 Clock Divider
Low-Speed Parallel Clock from CMU0 Clock Divider
Low-Speed Parallel Clock from CMU0 Clock Divider
Low-Speed Parallel Clock from CMU0 Clock Divider
CMU0 Channel
CMU1 Channel
Decoder
Decoder
Decoder
8B/10B
8B/10B
8B/10B
Decoder
8B/10B
Match
Match
Rate
FIFO
Match
FIFO
Match
Rate
Rate
FIFO
Low-Speed Parallel Clock
Rate
FIFO
Recovered Clock
Recovered Clock
Recovered Clock
Ch0 Parallel
Ch0 Parallel
Receiver Channel PCS
Ch0 Parallel
Receiver Channel PCS
Receiver Channel PCS
Receiver Channel PCS
Chapter 2: Transceiver Clocking in Stratix IV Devices
Deskew
Deskew
Deskew
Deskew
FIFO
FIFO
FIFO
FIFO
Aligner
Aligner
Aligner
Aligner
Word
Word
Word
Word
Channel 3
Channel 2
Channel 1
Channel 0
Receiver Channel PMA
Receiver Channel PMA
Serializer
Receiver Channel PMA
Serializer
Serializer
Serializer
Receiver Channel PMA
Recovered Clock
Recovered Clock
Recovered Clock
De-
De-
De-
De-
Transceiver Channel Datapath Clocking
Recovered Clock
Ch3 Parallel
Ch2 Parallel
Ch0 Parallel
Ch1 Parallel
February 2011 Altera Corporation
CDR
CDR
CDR
CDR
Serial Recovered Clock
Serial Recovered Clock
Serial Recovered Clock
Serial Recovered Clock
Input Reference Clock
Input Reference Clock
Input Reference Clock
Input Reference Clock
(Note 1)
Related parts for DK-DEV-4SGX230N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-DEV-2AGX125N](/photos/28/41/284154/dk-dev-2agx125n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
![DK-DEV-3CLS200N](/photos/9/24/92409/dk-dev-3cls200n_tmb.jpg)
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SE530N](/photos/28/41/284157/dk-dev-4se530n_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
![DK-DEV-2AGX260N](/photos/28/41/284175/dk-dev-2agx260n_tmb.jpg)
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
![DK-DEV-5M570ZN](/photos/18/31/183180/dk-dev-5m570zn_tmb.jpg)
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
![DK-DEV-5SGXEA7/ES](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
![DK-DEV-3SL150N](/photos/9/20/92079/dk-dev-3sl150n_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
![DK-DEV-1AGX60N](/photos/9/31/93181/mfgdk-dev-1agx60n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
![DK-DEV-4CGX150N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SGX530N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: