DK-DEV-4SGX230N Altera, DK-DEV-4SGX230N Datasheet - Page 127
![KIT DEVELOPMENT STRATIX IV](/photos/28/41/284156/dk-dev-4sgx230n_sml.jpg)
DK-DEV-4SGX230N
Manufacturer Part Number
DK-DEV-4SGX230N
Description
KIT DEVELOPMENT STRATIX IV
Manufacturer
Altera
Series
Stratix® IVr
Type
FPGAr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.DK-DEV-4SGX230N.pdf
(2 pages)
4.DK-DEV-4SGX530N.pdf
(57 pages)
Specifications of DK-DEV-4SGX230N
Contents
Development Board, Universal Power Supply, Cables and Software
Silicon Manufacturer
Altera
Core Architecture
FPGA
Core Sub-architecture
Stratix
Silicon Core Number
EP4S
Silicon Family Name
Stratix IV GX
Rohs Compliant
Yes
For Use With/related Products
EP4SGX230K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2594
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DK-DEV-4SGX230N
Manufacturer:
Altera
Quantity:
135
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- DK-DEV-4SGX230N PDF datasheet #3
- DK-DEV-4SGX530N PDF datasheet #4
- Current page: 127 of 1154
- Download datasheet (32Mb)
Chapter 5: Clock Networks and PLLs in Stratix IV Devices
Clock Networks in Stratix IV Devices
Table 5–2. Clock Input Pin Connectivity to the GCLK Networks
Table 5–3. Clock Input Pin Connectivity to the RCLK Networks (Part 1 of 2)
February 2011 Altera Corporation
GCLK0
GCLK1
GCLK2
GCLK3
GCLK4
GCLK5
GCLK6
GCLK7
GCLK8
GCLK9
GCLK10
GCLK11
GCLK12
GCLK13
GCLK14
GCLK15
RCLK [0, 4, 6, 10]
RCLK [1, 5, 7, 11]
RCLK [2, 8]
RCLK [3, 9]
RCLK [13, 17, 21, 23,
27, 31]
RCLK [12, 16, 20, 22,
26, 30]
RCLK [15, 19, 25, 29]
RCLK [14, 18, 24, 28]
RCLK [35, 41]
Clock Resources
Clock Resource
PLL Clock Outputs
Stratix IV PLLs can drive both GCLK and RCLK networks, as described in
on page 5–13
Table 5–2
Table 5–3
Stratix IV devices. A given clock input pin can drive two adjacent RCLK networks to
create a dual-regional clock network.
—
—
—
—
—
—
—
—
—
—
—
—
v
v
v
v
0
—
—
—
—
—
—
—
—
—
—
—
—
1
v
v
v
v
—
—
—
—
—
—
—
0
v
—
lists the connection between the dedicated clock input pins and GCLKs.
lists the connectivity between the dedicated clock input pins and RCLKs in
—
—
—
—
—
—
—
—
—
—
—
—
2
v
v
v
v
—
—
—
—
—
—
—
v
1
—
and
—
—
—
—
—
—
—
—
—
—
—
—
3
v
v
v
v
—
—
—
—
—
—
—
—
2
v —
Table 5–6 on page
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
v
v
v
v
4
3
v —
—
—
—
v
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
4
v
v
v
v
5
v
—
—
—
—
—
—
—
—
5
—
—
—
—
—
—
—
—
—
—
—
—
v
v
v
v
6
CLK (p/n Pins)
5–13.
v
—
—
—
—
—
—
—
—
6
—
—
—
—
—
—
—
—
—
—
—
—
7
v
v
v
v
CLK (p/n Pins)
v
—
—
—
—
—
—
—
—
7
—
—
—
—
—
—
—
—
—
—
—
—
v
v
v
v
8
—
—
—
—
—
—
—
—
v
8
—
—
—
—
—
—
—
—
—
—
—
—
v
v
v
v
9
—
—
—
—
—
—
—
—
—
9
10
—
—
—
—
—
—
—
—
—
—
—
—
v
v
v
v
10
—
—
—
—
—
—
—
—
—
Stratix IV Device Handbook Volume 1
11
—
—
—
—
—
—
—
—
—
—
—
—
v
v
v
v
11
—
—
—
—
—
—
—
—
—
12
—
—
—
—
—
—
—
—
—
—
—
—
v
v
v
v
—
—
—
—
—
—
—
—
—
12
13
—
—
—
—
—
—
—
—
—
—
—
—
v
v
v
v
13
—
—
—
—
—
—
—
—
—
Table 5–5
14
—
—
—
—
—
—
—
—
—
—
—
—
v
v
v
v
14
—
—
—
—
—
—
—
—
—
5–11
15
—
—
—
—
—
—
—
—
—
—
—
—
15
—
—
—
—
—
—
—
—
—
v
v
v
v
Related parts for DK-DEV-4SGX230N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-DEV-2AGX125N](/photos/28/41/284154/dk-dev-2agx125n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
![DK-DEV-3CLS200N](/photos/9/24/92409/dk-dev-3cls200n_tmb.jpg)
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SE530N](/photos/28/41/284157/dk-dev-4se530n_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
![DK-DEV-2AGX260N](/photos/28/41/284175/dk-dev-2agx260n_tmb.jpg)
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
![DK-DEV-5M570ZN](/photos/18/31/183180/dk-dev-5m570zn_tmb.jpg)
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
![DK-DEV-5SGXEA7/ES](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
![DK-DEV-3SL150N](/photos/9/20/92079/dk-dev-3sl150n_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
![DK-DEV-1AGX60N](/photos/9/31/93181/mfgdk-dev-1agx60n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
![DK-DEV-4CGX150N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SGX530N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: