DK-DEV-4SGX230N Altera, DK-DEV-4SGX230N Datasheet - Page 592
![KIT DEVELOPMENT STRATIX IV](/photos/28/41/284156/dk-dev-4sgx230n_sml.jpg)
DK-DEV-4SGX230N
Manufacturer Part Number
DK-DEV-4SGX230N
Description
KIT DEVELOPMENT STRATIX IV
Manufacturer
Altera
Series
Stratix® IVr
Type
FPGAr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.DK-DEV-4SGX230N.pdf
(2 pages)
4.DK-DEV-4SGX530N.pdf
(57 pages)
Specifications of DK-DEV-4SGX230N
Contents
Development Board, Universal Power Supply, Cables and Software
Silicon Manufacturer
Altera
Core Architecture
FPGA
Core Sub-architecture
Stratix
Silicon Core Number
EP4S
Silicon Family Name
Stratix IV GX
Rohs Compliant
Yes
For Use With/related Products
EP4SGX230K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2594
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DK-DEV-4SGX230N
Manufacturer:
Altera
Quantity:
135
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- DK-DEV-4SGX230N PDF datasheet #3
- DK-DEV-4SGX530N PDF datasheet #4
- Current page: 592 of 1154
- Download datasheet (32Mb)
1–148
Figure 1–118. Dynamic Switch Signaling in PCIe ×8 Mode
Stratix IV Device Handbook Volume 2: Transceivers
Fabric
FPGA
Interface
Interface
rateswitch
PIPE
PIPE
collision of the phase compensation FIFO pointers, the PCIe rateswitch controller
automatically disables and resets the phase compensation FIFO pointers of all bonded
channels during clock switch. When the PCIe clock switch circuitry in the local clock
divider indicates successful clock switch completion, the PCIe rateswitch controller
releases the phase compensation FIFO pointer resets.
Figure 1–118
(5 Gbps) data rate.
reset_int
reset_int
reset_int
reset_int
Compensation
Compensation
Compensation
Compensation
Transceiver
Transceiver
Transmitter
Transmitter
Controller
Receiver
Receiver
Express
Phase
Phase
Phase
Phase
Switch
PCS
FIFO
FIFO
PCS
FIFO
FIFO
Rate
PCI
Dynamic Switch Between Gen1 (2.5 Gbps) and Gen2 (5 Gbps) Signaling Rates in PCIe
×8 Mode
CCU
shows the PCIe rateswitch circuitry in PCIe ×8 mode configured at Gen2
rx_locktorefclk
rx_freqlocked
rx_locktodata
signal detect
rx_datain
rx_cruclk
rx_datain
rx_cruclk
CMU0
CMU1
PLL
PLL
rx_locktorefclk
rx_freqlocked
rx_locktodata
signal detect
/1, /2, /4
/1, /2, /4
pcie_gen2switch_done
pcie_gen2switch
/2
/2
Frequency
Frequency
Controller
Controller
LTR/LTD
Detector
Detector
LTR/LTD
Detector
Detector
pcie_gen2switch
Phase
Phase
Phase
Phase
(PD)
(PD)
(PD)
(PD)
Clock and Data Recovery (CDR) Unit
Clock and Data Recovery (CDR) Unit
/1, /2, /4
rateswitch_asn
CMU0 Clock Divider
CMU1 Clock Divider
/1, /2, /4
pcie_gen2switch
Chapter 1: Transceiver Architecture in Stratix IV Devices
Clock Switch
PCI Express
rateswitch_asn
Circuitry
Loop Filter
Loop Filter
Pump +
Pump +
Charge
Charge
/4, /5, /8, /10
1
0
1
0
V
V
/M
/M
CO
CO
CMU0_Channel
CMU1_Channel
/2
/2
/4, /5, /8, /10
February 2011 Altera Corporation
PCI Express Clock Switch Circuitry
/L
/L
Transceiver Block Architecture
Master Transceiver Block
Slave Transceiver Block
in the Master and Slave
the Master and Slave
Bonded Channels in
Low-Speed Parallel
Transceiver Blocks
Transceiver Blocks
Clock to the Eight
High-Speed Serial
Bonded Channels
Clock to the Eight
Recovered
Recovered
Recovered
Recovered
Parallel
Parallel
Serial
Clock
Clock
Serial
Clock
Clock
Related parts for DK-DEV-4SGX230N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-DEV-2AGX125N](/photos/28/41/284154/dk-dev-2agx125n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
![DK-DEV-3CLS200N](/photos/9/24/92409/dk-dev-3cls200n_tmb.jpg)
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SE530N](/photos/28/41/284157/dk-dev-4se530n_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
![DK-DEV-2AGX260N](/photos/28/41/284175/dk-dev-2agx260n_tmb.jpg)
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
![DK-DEV-5M570ZN](/photos/18/31/183180/dk-dev-5m570zn_tmb.jpg)
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
![DK-DEV-5SGXEA7/ES](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
![DK-DEV-3SL150N](/photos/9/20/92079/dk-dev-3sl150n_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
![DK-DEV-1AGX60N](/photos/9/31/93181/mfgdk-dev-1agx60n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
![DK-DEV-4CGX150N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SGX530N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: