DK-DEV-4SGX230N Altera, DK-DEV-4SGX230N Datasheet - Page 58
DK-DEV-4SGX230N
Manufacturer Part Number
DK-DEV-4SGX230N
Description
KIT DEVELOPMENT STRATIX IV
Manufacturer
Altera
Series
Stratix® IVr
Type
FPGAr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.DK-DEV-4SGX230N.pdf
(2 pages)
4.DK-DEV-4SGX530N.pdf
(57 pages)
Specifications of DK-DEV-4SGX230N
Contents
Development Board, Universal Power Supply, Cables and Software
Silicon Manufacturer
Altera
Core Architecture
FPGA
Core Sub-architecture
Stratix
Silicon Core Number
EP4S
Silicon Family Name
Stratix IV GX
Rohs Compliant
Yes
For Use With/related Products
EP4SGX230K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2594
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DK-DEV-4SGX230N
Manufacturer:
Altera
Quantity:
135
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- DK-DEV-4SGX230N PDF datasheet #3
- DK-DEV-4SGX530N PDF datasheet #4
- Current page: 58 of 1154
- Download datasheet (32Mb)
3–2
Table 3–1. Summary of TriMatrix Memory Features (Part 2 of 2)
Table 3–2. TriMatrix Memory Capacity and Distribution in Stratix IV Devices (Part 1 of 2)
Stratix IV Device Handbook Volume 1
Byte enable
Packed mode
Address clock enable
Single-port memory
Simple dual-port memory
True dual-port memory
Embedded shift register
ROM
FIFO buffer
Simple dual-port mixed
width support
True dual-port mixed width
support
Memory Initialization File
(.mif)
Mixed clock mode
Power-up condition
Register clears
Write/Read operation
triggering
Same-port read-during-write Outputs set to don’t care
Mixed-port read-during-write
ECC Support
EP4SE230
EP4SE360
EP4SE530
EP4SE820
EP4SGX70
EP4SGX110
Device
Feature
Table 3–2
Stratix IV family member.
MLABs
10,624
16,261
4,560
7,072
1,452
2,112
Outputs cleared if
registered, otherwise reads
memory contents
Output registers
Write: Falling clock edges
Read: Rising clock edges
Outputs set to old data or
don’t care
Soft IP support using the
Quartus II software
lists the capacity and distribution of the TriMatrix memory blocks in each
M9K Blocks
1,235
1,248
1,280
1,610
462
660
MLABs
v
—
v
v
v
—
v
v
v
—
—
v
v
M144K
Blocks
22
48
64
60
16
16
Outputs cleared
Output registers
Write and Read: Rising clock
edges
Outputs set to old data or
new data
Outputs set to old data or
don’t care
Soft IP support using the
Quartus II software
Chapter 3: TriMatrix Embedded Memory Blocks in Stratix IV Devices
(Dedicated Memory Blocks Only)
Total Dedicated RAM Bits
M9K Blocks
v
v
v
v
v
v
v
v
v
v
v
v
v
14,283
18,144
20,736
23,130
6,462
8,244
(Kb)
Outputs cleared
Output registers
Write and Read: Rising clock
edges
Outputs set to old data or
new data
Outputs set to old data or
don’t care
Built-in support in ×64-wide
SDP mode or soft IP support
using the Quartus II software
February 2011 Altera Corporation
M144K Blocks
(Including MLABs)
Total RAM Bits
v
v
v
v
v
v
v
v
v
v
v
v
v
17,133
22,564
27,376
33,294
7,370
9,564
(Kb)
Overview
Related parts for DK-DEV-4SGX230N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: