EP4CGX150CF23I7N Altera, EP4CGX150CF23I7N Datasheet - Page 83

• Manufacturer Part Number: EP4CGX150CF23I7N
• Description: IC CYCLONE IV FPGA 150K 484FBGA
• Manufacturer: Altera
• Series: CYCLONE® IV GXr

Specifications of EP4CGX150CF23I7N

• Number Of Logic Elements/cells: 149760
• Number Of Labs/clbs: 9360
• Total Ram Bits: 6480000
• Number Of I /o: 270
• Voltage - Supply: 1.16 V ~ 1.24 V
• Mounting Type: Surface Mount
• Operating Temperature: -40°C ~ 100°C
• Package / Case: 484-FBGA
• Family Name: Cyclone IV
• Number Of Logic Blocks/elements: 149760
• # I/os (max): 270
• Operating Supply Voltage (typ): 1.2V
• Logic Cells: 149760
• Ram Bits: 6635520
• Operating Supply Voltage (min): 1.16V
• Operating Supply Voltage (max): 1.24V
• Operating Temp Range: -40C to 100C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 484
• Package Type: FBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -
• Lead Free Status / Rohs Status: Compliant

Chapter 5: Clock Networks and PLLs in Cyclone IV Devices
Cyclone IV PLL Hardware Overview
External Clock Outputs
© December 2010 Altera Corporation
f
Each PLL of Cyclone IV devices supports one single-ended clock output or one
differential clock output. Only the C0 output counter can feed the dedicated external
clock outputs, as shown in
output counters can feed other I/O pins through the GCLK.
Figure 5–11
Figure 5–11. External Clock Outputs for PLLs
Notes to
(1) These external clock enable signals are available only when using the ALTCLKCTRL megafunction.
(2) PLL#_CLKOUTp and PLL#_CLKOUTn pins are dual
Each pin of a differential output pair is 180° out of phase. The Quartus II software
places the NOT gate in your design into the I/O element to implement 180° phase
with respect to the other pin in the pair. The clock output pin pairs support the same
I/O standards as standard output pins.
To determine which I/O standards are supported by the PLL clock input and output
pins, refer to the
Cyclone IV PLLs can drive out to any regular I/O pin through the GCLK. You can also
use the external clock output pins as GPIO pins if external PLL clocking is not
required.
output or one differential clock output. When using both pins as single
output while the other pin is configured as a regular user I/O.
Figure
shows the external clock outputs for PLLs.
5–11:
Cyclone IV Device I/O Features
Figure
PLL#
5–11, without going through the GCLK. Other
clkena 0 (1)
C0
C1
C2
C3
C4
PLL#_CLKOUTp (2)
-
purpose I/O pins that you can use as one single
chapter.
PLL#_CLKOUTn (2)
-
ended I/Os, one of them can be the clock
Cyclone IV Device Handbook, Volume 1
clkena 1 (1)
-
ended clock
5–21