EP4CGX150CF23I7N Altera, EP4CGX150CF23I7N Datasheet - Page 420

no-image

EP4CGX150CF23I7N

Manufacturer Part Number
EP4CGX150CF23I7N
Description
IC CYCLONE IV FPGA 150K 484FBGA
Manufacturer
Altera
Series
CYCLONE® IV GXr

Specifications of EP4CGX150CF23I7N

Number Of Logic Elements/cells
149760
Number Of Labs/clbs
9360
Total Ram Bits
6480000
Number Of I /o
270
Voltage - Supply
1.16 V ~ 1.24 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
484-FBGA
Family Name
Cyclone IV
Number Of Logic Blocks/elements
149760
# I/os (max)
270
Operating Supply Voltage (typ)
1.2V
Logic Cells
149760
Ram Bits
6635520
Operating Supply Voltage (min)
1.16V
Operating Supply Voltage (max)
1.24V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
484
Package Type
FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP4CGX150CF23I7N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4CGX150CF23I7N
Manufacturer:
ALTERA
0
Part Number:
EP4CGX150CF23I7N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP4CGX150CF23I7N
0
3–30
Figure 3–14. Option 2 for Receiver Core Clocking (Channel Reconfiguration Mode)
Note to
(1) Assuming channel 2 and 3 are running at the same data rate with rate matcher enabled and are reconfigured to another Basic or Protocol functional
Cyclone IV Device Handbook, Volume 2
mode with rate matching enabled.
Figure
3–14:
tx_clkout[0]
tx_clkout[1]
tx_clkout[2]
FPGA Fabric
Figure 3–14
channels of a transceiver block.
Option 3: Use the Respective Channel Receiver Core Clocks
Low-speed parallel clock
High-speed serial clock generated by the MPLL
Enable this option if you want the individual channel’s rx_clkout signal to
provide the read clock to its respective Receive Phase Compensation FIFO.
This option is typically enabled when the channel is reconfigured from a Basic or
Protocol configuration with or without rate matching to another Basic or Protocol
configuration with or without rate matching.
shows the respective tx_clkout of each channel clocking the respective
Transceiver Block
RX0
RX1
RX2 (1)
RX3 (1)
TX0
TX1
TX2 (1)
TX3 (1)
Chapter 3: Cyclone IV Dynamic Reconfiguration
© December 2010 Altera Corporation
MPLL
Dynamic Reconfiguration Modes

Related parts for EP4CGX150CF23I7N