EP4CGX150CF23I7N Altera, EP4CGX150CF23I7N Datasheet - Page 70

• Manufacturer Part Number: EP4CGX150CF23I7N
• Description: IC CYCLONE IV FPGA 150K 484FBGA
• Manufacturer: Altera
• Series: CYCLONE® IV GXr

Specifications of EP4CGX150CF23I7N

• Number Of Logic Elements/cells: 149760
• Number Of Labs/clbs: 9360
• Total Ram Bits: 6480000
• Number Of I /o: 270
• Voltage - Supply: 1.16 V ~ 1.24 V
• Mounting Type: Surface Mount
• Operating Temperature: -40°C ~ 100°C
• Package / Case: 484-FBGA
• Family Name: Cyclone IV
• Number Of Logic Blocks/elements: 149760
• # I/os (max): 270
• Operating Supply Voltage (typ): 1.2V
• Logic Cells: 149760
• Ram Bits: 6635520
• Operating Supply Voltage (min): 1.16V
• Operating Supply Voltage (max): 1.24V
• Operating Temp Range: -40C to 100C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 484
• Package Type: FBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -
• Lead Free Status / Rohs Status: Compliant

5–8
Table 5–3. GCLK Network Connections for Cyclone IV E Devices
Cyclone IV Device Handbook, Volume 1
PLL_4_C2
PLL_4_C3
PLL_4_C4
DPCLK0
DPCLK1
DPCLK7
CDPCLK0, or
CDPCLK7 (2),
DPCLK2
CDPCLK1, or
CDPCLK2 (2),
DPCLK5
DPCLK7
DPCLK4
DPCLK6
DPCLK6
CDPCLK5, or
CDPCLK6 (2),
DPCLK3
CDPCLK4, or
CDPCLK3 (2),
DPCLK8
DPCLK11
DPCLK9
DPCLK10
DPCLK5
DPCLK2
DPCLK4
DPCLK3
Notes to
(1) EP4CE6 and EP4CE10 devices only have GCLK networks 0 to 9.
(2) These pins apply to all Cyclone IV E devices except EP4CE6 and EP4CE10 devices.
(3) EP4CE6 and EP4CE10 devices only have PLL_1 and PLL_2.
(4) This pin applies only to EP4CE6 and EP4CE10 devices.
(5) Only one of the two CDPCLK pins can feed the clock control block. You can use the other pin as a regular I/O pin.
GCLK Network Clock
Sources
Table
(4)
(4)
(4)
(2)
(4)
(2)
(4)
(4)
5–3:
(5)
(5)
(5)
(5)
—
—
—
v
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
0
—
—
—
—
v
—
—
—
—
—
—
—
—
—
—
—
—
—
—
1
v
— —
— —
— —
— —
— —
—
— —
— —
— —
— —
— —
— —
— —
— —
— —
— —
— —
— —
2
v v
—
3
— —
— —
— —
— —
— —
— —
—
— —
— —
— —
— —
— —
— —
— —
— —
— —
— —
— —
4
—
v
5
v
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
6
v
— —
— —
— —
— —
— —
— —
— —
— —
— —
—
— —
— —
— —
— —
— —
— —
— —
— —
7
(Note 1)
—
v v
8
GCLK Networks
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
Chapter 5: Clock Networks and PLLs in Cyclone IV Devices
9
(Part 2 of 2)
v
10 11 12 13 14 15
— —
— —
— —
— —
— —
— —
— —
— —
— —
— —
— —
—
— —
— —
— —
— —
— —
— —
v
—
v
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
© December 2010 Altera Corporation
v v
— —
— —
— —
— —
— —
— —
— —
— —
— —
— —
— —
— —
— —
— —
— —
— —
— —
— —
v
v
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
16 17 18 19
—
v
—
— —
— —
— —
— —
— —
— —
— —
— —
— —
— —
— —
— —
— —
v
—
— —
Clock Networks
v
—
v
—
v
v
v v
— —
—
— —
— —
— —
— —
— —
— —
— —
— —
— —
— —
— —
— —
— —
— —
— —
v
—