OM13008,598 NXP Semiconductors, OM13008,598 Datasheet - Page 64

no-image

OM13008,598

Manufacturer Part Number
OM13008,598
Description
BOARD LPC XPRESSO LPC122X
Manufacturer
NXP Semiconductors
Series
LPCXpressor
Datasheets

Specifications of OM13008,598

Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
568-6642
OM13008
NXP Semiconductors
UM10441
User manual
6.4.2 PIO0_19 register
Table 62.
Table 63.
7
8
9
10
Bit
15:13
31:16
Bit
2:0
3
4
5
6
Symbol
CLK_DIV
-
Symbol
FUNC
-
MODE
-
INV
ADMODE
-
DRV
OD
IOCON register bit allocation (I
PIO0_19 register (PIO0_19, address 0x4004 4008) bit description
All information provided in this document is subject to legal disclaimers.
Value
000
001
010
011
100
101
110
111
-
Value
0x0
0x1
0x2
0x3
0x4
0
1
0
1
0
1
0
1
0
1
Rev. 1.1 — 10 March 2011
Description
Select peripheral clock divider for input filter sampling clock
(see
IOCONFIGCLKDIV0.
IOCONFIGCLKDIV1.
IOCONFIGCLKDIV2.
IOCONFIGCLKDIV3.
IOCONFIGCLKDIV4.
IOCONFIGCLKDIV5.
IOCONFIGCLKDIV6.
Reserved.
Reserved.
Description
Selects pin function.
Selects function PIO0_19.
Reserved. Do not use.
Select function ACMP0_I0.
Select function CT32B0_CAP1.
Select function CT32B0_MAT1.
Reserved
Selects function mode (on-chip pull-up resistor control).
Inactive (pull-up resistor not enabled).
Pull-up resistor enabled.
Reserved.
Invert input
Input not inverted.
Input inverted.
Analog/Digital mode
Analog mode enabled.
Digital mode enabled.
Reserved.
Drive current mode (Normal-drive pin).
High mode current selected.
Low mode current selected.
Open-drain mode.
Open-drain mode disabled.
Open-drain mode enabled.
Table
31).
Chapter 6: LPC122x I/O configuration (IOCONFIG)
2
C-bus pins PIO0_10 and PIO0_11)
UM10441
© NXP B.V. 2011. All rights reserved.
64 of 442
Reset
value
000
0
Reset
value
000
0
1
0
0
1
0
0
0

Related parts for OM13008,598